de2_top.fit.eqn

DE2 S O P C 用硬件语言 描述地 开发板上测试 CLM模块 实现视频传输

-- Copyright (C) 1991-2006 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--QB1L53Q is I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0]~reg0 at LCFF_X41_Y20_N13
QB1L53Q = DFFEAS(QB1L51, GLOBAL(F1L100), !GLOBAL(B1L104),  ,  , VCC,  ,  , !F1_mI2C_GO);


--QB1L59Q is I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2]~reg0 at LCFF_X41_Y20_N17
QB1L59Q = DFFEAS(QB1L57, GLOBAL(F1L100), !GLOBAL(B1L104),  ,  , VCC,  ,  , !F1_mI2C_GO);


--QB1L62Q is I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3]~reg0 at LCFF_X41_Y20_N19
QB1L62Q = DFFEAS(QB1L60, GLOBAL(F1L100), !GLOBAL(B1L104),  ,  , VCC,  ,  , !F1_mI2C_GO);


--QB1L56Q is I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1]~reg0 at LCFF_X41_Y20_N15
QB1L56Q = DFFEAS(QB1L54, GLOBAL(F1L100), !GLOBAL(B1L104),  ,  , VCC,  ,  , !F1_mI2C_GO);


--QB1L15 is I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~253 at LCCOMB_X41_Y20_N30
QB1L15 = QB1L53Q # QB1L56Q # QB1L59Q # QB1L62Q;


--QB1L65Q is I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4]~reg0 at LCFF_X41_Y20_N21
QB1L65Q = DFFEAS(QB1L63, GLOBAL(F1L100), !GLOBAL(B1L104),  ,  , VCC,  ,  , !F1_mI2C_GO);


--QB1L16 is I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~254 at LCCOMB_X41_Y20_N2
QB1L16 = QB1L65Q & (!QB1L62Q # !QB1L59Q) # !QB1L65Q & QB1L15;


--QB1L68Q is I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5]~reg0 at LCFF_X41_Y20_N23
QB1L68Q = DFFEAS(QB1L66, GLOBAL(F1L100), !GLOBAL(B1L104),  ,  , VCC,  ,  , !F1_mI2C_GO);


--F1_mI2C_CTRL_CLK is I2C_AV_Config:u3|mI2C_CTRL_CLK at LCFF_X45_Y19_N25
F1_mI2C_CTRL_CLK = DFFEAS(F1L99, GLOBAL(A1L8), !GLOBAL(B1L104),  ,  ,  ,  ,  ,  );


--QB1_SCLK is I2C_AV_Config:u3|I2C_Controller:u0|SCLK at LCFF_X41_Y19_N27
QB1_SCLK = DFFEAS(QB1L23, GLOBAL(F1L100), !GLOBAL(B1L104),  ,  ,  ,  ,  ,  );


--QB1L17 is I2C_AV_Config:u3|I2C_Controller:u0|I2C_SCLK~255 at LCCOMB_X41_Y19_N4
QB1L17 = QB1L68Q & QB1L16 & !F1_mI2C_CTRL_CLK # !QB1_SCLK;


--B1_syst[5] is TV_SET:NTSC|syst[5] at LCFF_X27_Y35_N21
B1_syst[5] = DFFEAS(B1L213, GLOBAL(A1L10),  ,  , B1L70,  ,  ,  ,  );


--B1_syst[6] is TV_SET:NTSC|syst[6] at LCFF_X27_Y35_N23
B1_syst[6] = DFFEAS(B1L216, GLOBAL(A1L10),  ,  , B1L70,  ,  ,  ,  );


--B1_syst[7] is TV_SET:NTSC|syst[7] at LCFF_X27_Y35_N25
B1_syst[7] = DFFEAS(B1L219, GLOBAL(A1L10),  ,  , B1L70,  ,  ,  ,  );


--B1L65 is TV_SET:NTSC|LessThan~1183 at LCCOMB_X27_Y35_N28
B1L65 = B1_syst[7] # B1_syst[6];


--B1_syst[4] is TV_SET:NTSC|syst[4] at LCFF_X27_Y35_N19
B1_syst[4] = DFFEAS(B1L210, GLOBAL(A1L10),  ,  , B1L70,  ,  ,  ,  );


--B1_syst[3] is TV_SET:NTSC|syst[3] at LCFF_X27_Y35_N17
B1_syst[3] = DFFEAS(B1L207, GLOBAL(A1L10),  ,  , B1L70,  ,  ,  ,  );


--B1_syst[2] is TV_SET:NTSC|syst[2] at LCFF_X27_Y35_N15
B1_syst[2] = DFFEAS(B1L204, GLOBAL(A1L10),  ,  , B1L70,  ,  ,  ,  );


--B1_syst[0] is TV_SET:NTSC|syst[0] at LCFF_X27_Y35_N11
B1_syst[0] = DFFEAS(B1L198, GLOBAL(A1L10),  ,  , B1L70,  ,  ,  ,  );


--B1_syst[1] is TV_SET:NTSC|syst[1] at LCFF_X27_Y35_N13
B1_syst[1] = DFFEAS(B1L201, GLOBAL(A1L10),  ,  , B1L70,  ,  ,  ,  );


--B1L66 is TV_SET:NTSC|LessThan~1184 at LCCOMB_X27_Y35_N26
B1L66 = B1_syst[3] # B1_syst[2] & (B1_syst[0] # B1_syst[1]);


--B1L67 is TV_SET:NTSC|LessThan~1185 at LCCOMB_X27_Y35_N0
B1L67 = !B1L65 & !B1_syst[5] & (!B1L66 # !B1_syst[4]);


--A1L485 is altera_internal_jtag~TDO at JTAG_X1_Y19_N0
A1L485 = CYCLONEII_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , D1L23);

--A1L486 is altera_internal_jtag~TMSUTAP at JTAG_X1_Y19_N0
A1L486 = CYCLONEII_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , D1L23);

--A1L483 is altera_internal_jtag~TCKUTAP at JTAG_X1_Y19_N0
A1L483 = CYCLONEII_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , D1L23);

--altera_internal_jtag is altera_internal_jtag at JTAG_X1_Y19_N0
altera_internal_jtag = CYCLONEII_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , D1L23);


--QB1L69 is I2C_AV_Config:u3|I2C_Controller:u0|Select~1282 at LCCOMB_X41_Y20_N8
QB1L69 = !QB1L65Q & !QB1L56Q & !QB1L59Q & !QB1L62Q;


--QB1L18 is I2C_AV_Config:u3|I2C_Controller:u0|LessThan~163 at LCCOMB_X41_Y20_N4
QB1L18 = QB1L53Q # QB1L68Q # !QB1L69;


--QB1L51 is I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0]~308 at LCCOMB_X41_Y20_N12
QB1L51 = QB1L53Q & !QB1L18 & VCC # !QB1L53Q & QB1L18;

--QB1L52 is I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0]~309 at LCCOMB_X41_Y20_N12
QB1L52 = CARRY(!QB1L53Q & QB1L18);


--B1_delay[1] is TV_SET:NTSC|delay[1] at LCFF_X41_Y13_N13
B1_delay[1] = DFFEAS(B1L112, TD_VS,  ,  ,  ,  ,  ,  ,  );


--B1_delay[3] is TV_SET:NTSC|delay[3] at LCFF_X41_Y13_N17
B1_delay[3] = DFFEAS(B1L118, TD_VS,  ,  ,  ,  ,  ,  ,  );


--B1_delay[0] is TV_SET:NTSC|delay[0] at LCFF_X41_Y13_N11
B1_delay[0] = DFFEAS(B1L109, TD_VS,  ,  ,  ,  ,  ,  ,  );


--B1_delay[2] is TV_SET:NTSC|delay[2] at LCFF_X41_Y13_N15
B1_delay[2] = DFFEAS(B1L115, TD_VS,  ,  ,  ,  ,  ,  ,  );


--B1L105 is TV_SET:NTSC|comb~55 at LCCOMB_X41_Y13_N2
B1L105 = B1_delay[1] & !B1_delay[2] & B1_delay[3] & !B1_delay[0];


--B1_delay[4] is TV_SET:NTSC|delay[4] at LCFF_X41_Y13_N19
B1_delay[4] = DFFEAS(B1L121, TD_VS,  ,  ,  ,  ,  ,  ,  );


--B1_delay[5] is TV_SET:NTSC|delay[5] at LCFF_X41_Y13_N21
B1_delay[5] = DFFEAS(B1L124, TD_VS,  ,  ,  ,  ,  ,  ,  );


--B1_delay[6] is TV_SET:NTSC|delay[6] at LCFF_X41_Y13_N23
B1_delay[6] = DFFEAS(B1L127, TD_VS,  ,  ,  ,  ,  ,  ,  );


--B1_delay[7] is TV_SET:NTSC|delay[7] at LCFF_X41_Y13_N25
B1_delay[7] = DFFEAS(B1L130, TD_VS,  ,  ,  ,  ,  ,  ,  );


--B1L106 is TV_SET:NTSC|comb~56 at LCCOMB_X41_Y13_N28
B1L106 = !B1_delay[5] & !B1_delay[4] & !B1_delay[7] & !B1_delay[6];


--B1_RL_COUNTER[8] is TV_SET:NTSC|RL_COUNTER[8] at LCFF_X40_Y13_N3
B1_RL_COUNTER[8] = DFFEAS(B1L99, TD_VS,  ,  ,  ,  ,  ,  ,  );


--B1_RL_COUNTER[10] is TV_SET:NTSC|RL_COUNTER[10] at LCFF_X40_Y13_N1
B1_RL_COUNTER[10] = DFFEAS(B1L102, TD_VS,  ,  ,  ,  ,  ,  ,  );


--B1_RL_COUNTER[9] is TV_SET:NTSC|RL_COUNTER[9] at LCFF_X40_Y13_N5
B1_RL_COUNTER[9] = DFFEAS(UNCONNECTED_DATAIN, TD_VS,  ,  ,  , B1_L_COUNTER[9],  ,  , VCC);


--B1_RL_COUNTER[7] is TV_SET:NTSC|RL_COUNTER[7] at LCFF_X40_Y13_N7
B1_RL_COUNTER[7] = DFFEAS(UNCONNECTED_DATAIN, TD_VS,  ,  ,  , B1_L_COUNTER[7],  ,  , VCC);


--B1L1 is TV_SET:NTSC|Equal~308 at LCCOMB_X40_Y13_N4
B1L1 = !B1_RL_COUNTER[7] & B1_RL_COUNTER[8] & !B1_RL_COUNTER[9] & !B1_RL_COUNTER[10];


--B1_RL_COUNTER[5] is TV_SET:NTSC|RL_COUNTER[5] at LCFF_X41_Y13_N5
B1_RL_COUNTER[5] = DFFEAS(UNCONNECTED_DATAIN, TD_VS,  ,  ,  , B1_L_COUNTER[5],  ,  , VCC);


--B1_RL_COUNTER[6] is TV_SET:NTSC|RL_COUNTER[6] at LCFF_X40_Y13_N9
B1_RL_COUNTER[6] = DFFEAS(B1L96, TD_VS,  ,  ,  ,  ,  ,  ,  );


--B1_RL_COUNTER[4] is TV_SET:NTSC|RL_COUNTER[4] at LCFF_X41_Y13_N27
B1_RL_COUNTER[4] = DFFEAS(B1L93, TD_VS,  ,  ,  ,  ,  ,  ,  );


--B1_RL_COUNTER[3] is TV_SET:NTSC|RL_COUNTER[3] at LCFF_X40_Y14_N17
B1_RL_COUNTER[3] = DFFEAS(UNCONNECTED_DATAIN, TD_VS,  ,  ,  , B1_L_COUNTER[3],  ,  , VCC);


--B1L2 is TV_SET:NTSC|Equal~309 at LCCOMB_X41_Y13_N4
B1L2 = !B1_RL_COUNTER[6] & !B1_RL_COUNTER[4] & B1_RL_COUNTER[5] & !B1_RL_COUNTER[3];


--B1_RL_COUNTER[2] is TV_SET:NTSC|RL_COUNTER[2] at LCFF_X41_Y13_N9
B1_RL_COUNTER[2] = DFFEAS(UNCONNECTED_DATAIN, TD_VS,  ,  ,  , B1_L_COUNTER[2],  ,  , VCC);


--B1_RL_COUNTER[1] is TV_SET:NTSC|RL_COUNTER[1] at LCFF_X41_Y13_N31
B1_RL_COUNTER[1] = DFFEAS(B1L89, TD_VS,  ,  ,  ,  ,  ,  ,  );


--B1_RL_COUNTER[0] is TV_SET:NTSC|RL_COUNTER[0] at LCFF_X41_Y13_N7
B1_RL_COUNTER[0] = DFFEAS(B1L87, TD_VS,  ,  ,  ,  ,  ,  ,  );


--B1L3 is TV_SET:NTSC|Equal~310 at LCCOMB_X41_Y13_N8
B1L3 = !B1_RL_COUNTER[0] & !B1_RL_COUNTER[1] & !B1_RL_COUNTER[2] & B1L2;


--B1L103 is TV_SET:NTSC|comb~0 at LCCOMB_X41_Y13_N0
B1L103 = B1L106 & B1L105 & (!B1L3 # !B1L1);


--F1_mI2C_GO is I2C_AV_Config:u3|mI2C_GO at LCFF_X41_Y19_N15
F1_mI2C_GO = DFFEAS(F1L46, GLOBAL(F1L100), !GLOBAL(B1L104),  , F1L44,  ,  ,  ,  );


--QB1L54 is I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1]~310 at LCCOMB_X41_Y20_N14
QB1L54 = QB1L56Q & (GND # !QB1L52) # !QB1L56Q & (QB1L52 $ GND);

--QB1L55 is I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1]~311 at LCCOMB_X41_Y20_N14
QB1L55 = CARRY(QB1L56Q # !QB1L52);


--QB1L57 is I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2]~312 at LCCOMB_X41_Y20_N16
QB1L57 = QB1L59Q & QB1L55 & VCC # !QB1L59Q & !QB1L55;

--QB1L58 is I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2]~313 at LCCOMB_X41_Y20_N16
QB1L58 = CARRY(!QB1L59Q & !QB1L55);


--QB1L60 is I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3]~314 at LCCOMB_X41_Y20_N18
QB1L60 = QB1L62Q & (GND # !QB1L58) # !QB1L62Q & (QB1L58 $ GND);

--QB1L61 is I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3]~315 at LCCOMB_X41_Y20_N18
QB1L61 = CARRY(QB1L62Q # !QB1L58);


--QB1L63 is I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4]~316 at LCCOMB_X41_Y20_N20
QB1L63 = QB1L65Q & QB1L61 & VCC # !QB1L65Q & !QB1L61;

--QB1L64 is I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4]~317 at LCCOMB_X41_Y20_N20
QB1L64 = CARRY(!QB1L65Q & !QB1L61);


--QB1L66 is I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5]~318 at LCCOMB_X41_Y20_N22
QB1L66 = QB1L64 $ QB1L68Q;


--F1_mI2C_CLK_DIV[12] is I2C_AV_Config:u3|mI2C_CLK_DIV[12] at LCFF_X46_Y19_N25
F1_mI2C_CLK_DIV[12] = DFFEAS(F1L87, GLOBAL(A1L8), !GLOBAL(B1L104),  ,  ,  ,  , F1L42,  );


--F1_mI2C_CLK_DIV[13] is I2C_AV_Config:u3|mI2C_CLK_DIV[13] at LCFF_X46_Y19_N27
F1_mI2C_CLK_DIV[13] = DFFEAS(F1L90, GLOBAL(A1L8), !GLOBAL(B1L104),  ,  ,  ,  , F1L42,  );


--F1_mI2C_CLK_DIV[14] is I2C_AV_Config:u3|mI2C_CLK_DIV[14] at LCFF_X46_Y19_N29
F1_mI2C_CLK_DIV[14] = DFFEAS(F1L93, GLOBAL(A1L8), !GLOBAL(B1L104),  ,  ,  ,  , F1L42,  );


--F1_mI2C_CLK_DIV[15] is I2C_AV_Config:u3|mI2C_CLK_DIV[15] at LCFF_X46_Y19_N31
F1_mI2C_CLK_DIV[15] = DFFEAS(F1L96, GLOBAL(A1L8), !GLOBAL(B1L104),  ,  ,  ,  , F1L42,  );


--F1L38 is I2C_AV_Config:u3|LessThan~403 at LCCOMB_X45_Y19_N6
F1L38 = !F1_mI2C_CLK_DIV[12] & !F1_mI2C_CLK_DIV[14] & !F1_mI2C_CLK_DIV[13] & !F1_mI2C_CLK_DIV[15];


--F1_mI2C_CLK_DIV[2] is I2C_AV_Config:u3|mI2C_CLK_DIV[2] at LCFF_X46_Y19_N5
F1_mI2C_CLK_DIV[2] = DFFEAS(F1L57, GLOBAL(A1L8), !GLOBAL(B1L104),  ,  ,  ,  , F1L42,  );


--F1_mI2C_CLK_DIV[3] is I2C_AV_Config:u3|mI2C_CLK_DIV[3] at LCFF_X46_Y19_N7
F1_mI2C_CLK_DIV[3] = DFFEAS(F1L60, GLOBAL(A1L8), !GLOBAL(B1L104),  ,  ,  ,  , F1L42,  );


--F1_mI2C_CLK_DIV[4] is I2C_AV_Config:u3|mI2C_CLK_DIV[4] at LCFF_X46_Y19_N9
F1_mI2C_CLK_DIV[4] = DFFEAS(F1L63, GLOBAL(A1L8), !GLOBAL(B1L104),  ,  ,  ,  , F1L42,  );


--F1_mI2C_CLK_DIV[5] is I2C_AV_Config:u3|mI2C_CLK_DIV[5] at LCFF_X46_Y19_N11
F1_mI2C_CLK_DIV[5] = DFFEAS(F1L66, GLOBAL(A1L8), !GLOBAL(B1L104),  ,  ,  ,  , F1L42,  );


--F1L39 is I2C_AV_Config:u3|LessThan~404 at LCCOMB_X45_Y19_N0
F1L39 = !F1_mI2C_CLK_DIV[2] & !F1_mI2C_CLK_DIV[4] & !F1_mI2C_CLK_DIV[5] & !F1_mI2C_CLK_DIV[3];


--F1_mI2C_CLK_DIV[6] is I2C_AV_Config:u3|mI2C_CLK_DIV[6] at LCFF_X46_Y19_N13
F1_mI2C_CLK_DIV[6] = DFFEAS(F1L69, GLOBAL(A1L8), !GLOBAL(B1L104),  ,  ,  ,  , F1L42,  );


--F1_mI2C_CLK_DIV[7] is I2C_AV_Config:u3|mI2C_CLK_DIV[7] at LCFF_X46_Y19_N15
F1_mI2C_CLK_DIV[7] = DFFEAS(F1L72, GLOBAL(A1L8), !GLOBAL(B1L104),  ,  ,  ,  , F1L42,  );


--F1_mI2C_CLK_DIV[8] is I2C_AV_Config:u3|mI2C_CLK_DIV[8] at LCFF_X46_Y19_N17
F1_mI2C_CLK_DIV[8] = DFFEAS(F1L75, GLOBAL(A1L8), !GLOBAL(B1L104),  ,  ,  ,  , F1L42,  );


--F1L40 is I2C_AV_Config:u3|LessThan~405 at LCCOMB_X45_Y19_N10
F1L40 = F1L39 # !F1_mI2C_CLK_DIV[7] # !F1_mI2C_CLK_DIV[6] # !F1_mI2C_CLK_DIV[8];


--F1_mI2C_CLK_DIV[9] is I2C_AV_Config:u3|mI2C_CLK_DIV[9] at LCFF_X46_Y19_N19
F1_mI2C_CLK_DIV[9] = DFFEAS(F1L78, GLOBAL(A1L8), !GLOBAL(B1L104),  ,  ,  ,  , F1L42,  );


--F1_mI2C_CLK_DIV[10] is I2C_AV_Config:u3|mI2C_CLK_DIV[10] at LCFF_X46_Y19_N21
F1_mI2C_CLK_DIV[10] = DFFEAS(F1L81, GLOBAL(A1L8), !GLOBAL(B1L104),  ,  ,  ,  , F1L42,  );


--F1L41 is I2C_AV_Config:u3|LessThan~406 at LCCOMB_X45_Y19_N22
F1L41 = !F1_mI2C_CLK_DIV[9] & !F1_mI2C_CLK_DIV[10];


--F1_mI2C_CLK_DIV[11] is I2C_AV_Config:u3|mI2C_CLK_DIV[11] at LCFF_X46_Y19_N23
F1_mI2C_CLK_DIV[11] = DFFEAS(F1L84, GLOBAL(A1L8), !GLOBAL(B1L104),  ,  ,  ,  , F1L42,  );


--F1L42 is I2C_AV_Config:u3|LessThan~407 at LCCOMB_X45_Y19_N30
F1L42 = F1_mI2C_CLK_DIV[11] & (!F1L41 # !F1L40) # !F1L38;


--F1L99 is I2C_AV_Config:u3|mI2C_CTRL_CLK~79 at LCCOMB_X45_Y19_N24
F1L99 = F1_mI2C_CTRL_CLK $ F1L42;


--QB1L20 is I2C_AV_Config:u3|I2C_Controller:u0|SCLK~145 at LCCOMB_X41_Y19_N12
QB1L20 = QB1L56Q & (!QB1L62Q) # !QB1L56Q & QB1L59Q;