guolv.vhd
来自「基于QuartusII环境下以模块化的形式做成的视频复合同步信号。」· VHDL 代码 · 共 21 行
VHD
21 行
library ieee;
use ieee.std_logic_1164.all;
entity guolv is
port(
ck,newresult: in std_logic;
s: out std_logic
);
end guolv;
architecture a of guolv is
signal count: integer range 0 to 50000;
begin
process
begin
if ck'event and ck='1' then
s<=newresult;
end if;
end process;
end a;
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?