sum.txt

来自「these files are written in verilog but i」· 文本 代码 · 共 6 行

`timescale 1ns/1ps
module sum(q61,q62,gs);
input q61,q62;
output gs;
assign gs=q61^q62;
endmodule