sum_rx.txt

these files are written in verilog but i am uploading in text format

`timescale 1ns/1ps
module sum_rx(q61_rx,q62_rx,gs_rx);
input q61_rx,q62_rx ;
output gs_rx;
 
 assign  gs_rx=q61_rx^q62_rx;
 
endmodule