⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 mux_bcb.tdf

📁 直接数字频率合成
💻 TDF
字号:
--lpm_mux CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone" LPM_SIZE=4 LPM_WIDTH=10 LPM_WIDTHS=2 data result sel
--VERSION_BEGIN 5.0 cbx_lpm_mux 2004:12:13:14:16:38:SJ cbx_mgl 2005:04:13:17:26:48:SJ  VERSION_END


--  Copyright (C) 1988-2005 Altera Corporation
--  Your use of Altera Corporation's design tools, logic functions 
--  and other software and tools, and its AMPP partner logic 
--  functions, and any output files any of the foregoing 
--  (including device programming or simulation files), and any 
--  associated documentation or information are expressly subject 
--  to the terms and conditions of the Altera Program License 
--  Subscription Agreement, Altera MegaCore Function License 
--  Agreement, or other applicable license agreement, including, 
--  without limitation, that your use is for the sole purpose of 
--  programming logic devices manufactured by Altera and sold by 
--  Altera or its authorized distributors.  Please refer to the 
--  applicable agreement for further details.



--synthesis_resources = lut 20 
SUBDESIGN mux_bcb
( 
	data[39..0]	:	input;
	result[9..0]	:	output;
	sel[1..0]	:	input;
) 
VARIABLE 
	result_node[9..0]	: WIRE;
	sel_node[1..0]	: WIRE;
	w_data175w[3..0]	: WIRE;
	w_data205w[3..0]	: WIRE;
	w_data230w[3..0]	: WIRE;
	w_data255w[3..0]	: WIRE;
	w_data280w[3..0]	: WIRE;
	w_data305w[3..0]	: WIRE;
	w_data330w[3..0]	: WIRE;
	w_data355w[3..0]	: WIRE;
	w_data380w[3..0]	: WIRE;
	w_data405w[3..0]	: WIRE;
	w_result176w	: WIRE;
	w_result186w	: WIRE;
	w_result187w	: WIRE;
	w_result206w	: WIRE;
	w_result216w	: WIRE;
	w_result217w	: WIRE;
	w_result231w	: WIRE;
	w_result241w	: WIRE;
	w_result242w	: WIRE;
	w_result256w	: WIRE;
	w_result266w	: WIRE;
	w_result267w	: WIRE;
	w_result281w	: WIRE;
	w_result291w	: WIRE;
	w_result292w	: WIRE;
	w_result306w	: WIRE;
	w_result316w	: WIRE;
	w_result317w	: WIRE;
	w_result331w	: WIRE;
	w_result341w	: WIRE;
	w_result342w	: WIRE;
	w_result356w	: WIRE;
	w_result366w	: WIRE;
	w_result367w	: WIRE;
	w_result381w	: WIRE;
	w_result391w	: WIRE;
	w_result392w	: WIRE;
	w_result406w	: WIRE;
	w_result416w	: WIRE;
	w_result417w	: WIRE;

BEGIN 
	result[] = result_node[];
	result_node[] = ( w_result406w, w_result381w, w_result356w, w_result331w, w_result306w, w_result281w, w_result256w, w_result231w, w_result206w, w_result176w);
	sel_node[] = ( sel[1..0]);
	w_data175w[] = ( data[30..30], data[20..20], data[10..10], data[0..0]);
	w_data205w[] = ( data[31..31], data[21..21], data[11..11], data[1..1]);
	w_data230w[] = ( data[32..32], data[22..22], data[12..12], data[2..2]);
	w_data255w[] = ( data[33..33], data[23..23], data[13..13], data[3..3]);
	w_data280w[] = ( data[34..34], data[24..24], data[14..14], data[4..4]);
	w_data305w[] = ( data[35..35], data[25..25], data[15..15], data[5..5]);
	w_data330w[] = ( data[36..36], data[26..26], data[16..16], data[6..6]);
	w_data355w[] = ( data[37..37], data[27..27], data[17..17], data[7..7]);
	w_data380w[] = ( data[38..38], data[28..28], data[18..18], data[8..8]);
	w_data405w[] = ( data[39..39], data[29..29], data[19..19], data[9..9]);
	w_result176w = w_result186w;
	w_result186w = (((w_data175w[1..1] & sel_node[0..0]) & (! w_result187w)) # (w_result187w & (w_data175w[3..3] # (! sel_node[0..0]))));
	w_result187w = (((w_data175w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data175w[2..2])));
	w_result206w = w_result216w;
	w_result216w = (((w_data205w[1..1] & sel_node[0..0]) & (! w_result217w)) # (w_result217w & (w_data205w[3..3] # (! sel_node[0..0]))));
	w_result217w = (((w_data205w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data205w[2..2])));
	w_result231w = w_result241w;
	w_result241w = (((w_data230w[1..1] & sel_node[0..0]) & (! w_result242w)) # (w_result242w & (w_data230w[3..3] # (! sel_node[0..0]))));
	w_result242w = (((w_data230w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data230w[2..2])));
	w_result256w = w_result266w;
	w_result266w = (((w_data255w[1..1] & sel_node[0..0]) & (! w_result267w)) # (w_result267w & (w_data255w[3..3] # (! sel_node[0..0]))));
	w_result267w = (((w_data255w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data255w[2..2])));
	w_result281w = w_result291w;
	w_result291w = (((w_data280w[1..1] & sel_node[0..0]) & (! w_result292w)) # (w_result292w & (w_data280w[3..3] # (! sel_node[0..0]))));
	w_result292w = (((w_data280w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data280w[2..2])));
	w_result306w = w_result316w;
	w_result316w = (((w_data305w[1..1] & sel_node[0..0]) & (! w_result317w)) # (w_result317w & (w_data305w[3..3] # (! sel_node[0..0]))));
	w_result317w = (((w_data305w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data305w[2..2])));
	w_result331w = w_result341w;
	w_result341w = (((w_data330w[1..1] & sel_node[0..0]) & (! w_result342w)) # (w_result342w & (w_data330w[3..3] # (! sel_node[0..0]))));
	w_result342w = (((w_data330w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data330w[2..2])));
	w_result356w = w_result366w;
	w_result366w = (((w_data355w[1..1] & sel_node[0..0]) & (! w_result367w)) # (w_result367w & (w_data355w[3..3] # (! sel_node[0..0]))));
	w_result367w = (((w_data355w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data355w[2..2])));
	w_result381w = w_result391w;
	w_result391w = (((w_data380w[1..1] & sel_node[0..0]) & (! w_result392w)) # (w_result392w & (w_data380w[3..3] # (! sel_node[0..0]))));
	w_result392w = (((w_data380w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data380w[2..2])));
	w_result406w = w_result416w;
	w_result416w = (((w_data405w[1..1] & sel_node[0..0]) & (! w_result417w)) # (w_result417w & (w_data405w[3..3] # (! sel_node[0..0]))));
	w_result417w = (((w_data405w[0..0] & (! sel_node[1..1])) & (! sel_node[0..0])) # (sel_node[1..1] & (sel_node[0..0] # w_data405w[2..2])));
END;
--VALID FILE

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -