structure.h

FPGA设计的SDRAM控制器

////////////////////////////////////////////////////////////////////////////////
//   ____  ____   
//  /   /\/   /  
// /___/  \  /   
// \   \   \/  
//  \   \        Copyright (c) 2003-2004 Xilinx, Inc.
//  /   /        All Right Reserved. 
// /---/   /\     
// \   \  /  \  
//  \___\/\___\
////////////////////////////////////////////////////////////////////////////////

#ifndef H_Work_sdrm_structure_H
#define H_Work_sdrm_structure_H
#ifdef __MINGW32__
#include "xsimMinGW.h"
#else
#include "xsim.h"
#endif


class Work_sdrm_structure: public HSim__s6 {
public:

    HSim__s1 SE[17];

  void constructor_0();
  void constructor_1();
  void constructor_2();
  void constructor_3();
    HSim__s1 SA[1507];
  char *t586;
  char *t587;
  char *t588;
  char *t589;
  char *t590;
  char *t591;
  char *t592;
  char *t593;
  char *t594;
  char *t595;
  char *t596;
  char *t597;
  char *t598;
  char *t599;
  char *t600;
  char *t601;
  char *t602;
  char *t603;
  char *t604;
  char *t605;
  char *t606;
  char *t607;
  char *t608;
  char *t609;
  char *t610;
  char *t611;
  char *t612;
  char *t613;
  char *t614;
  char *t615;
  char *t616;
    Work_sdrm_structure(const char * name);
    ~Work_sdrm_structure();
    void constructObject();
    void constructObject_0();
    void constructObject_1();
    void constructObject_2();
    void constructObject_3();
    void constructPorts();
    void reset();
    void architectureInstantiate(HSimConfigDecl* cfg);
    void architectureInstantiate_0(HSimConfigDecl* cfg);
    void architectureInstantiate_1(HSimConfigDecl* cfg);
    void architectureInstantiate_2(HSimConfigDecl* cfg);
    void architectureInstantiate_3(HSimConfigDecl* cfg);
    void architectureInstantiate_4(HSimConfigDecl* cfg);
    void architectureInstantiate_5(HSimConfigDecl* cfg);
    virtual void vhdlArchImplement();
    void vhdlArchImplement_0();
    void vhdlArchImplement_1();
    void vhdlArchImplement_2();
};



HSim__s6 *createWork_sdrm_structure(const char *name);

#endif