⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 top.map.rpt

📁 清华大学实验箱自带实验程序
💻 RPT
📖 第 1 页 / 共 3 页
字号:
; Total combinational functions     ; 581     ;
;     -- Total 4-input functions    ; 70      ;
;     -- Total 3-input functions    ; 24      ;
;     -- Total 2-input functions    ; 261     ;
;     -- Total 1-input functions    ; 223     ;
;     -- Total 0-input functions    ; 3       ;
; Combinational cells for routing   ; 0       ;
; Total registers                   ; 174     ;
; Total logic cells in carry chains ; 471     ;
; I/O pins                          ; 14      ;
; Maximum fan-out node              ; resn    ;
; Maximum fan-out                   ; 155     ;
; Total fan-out                     ; 2047    ;
; Average fan-out                   ; 3.18    ;
+-----------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                          ;
+----------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Full Hierarchy Name    ;
+----------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------------------+
; |top                       ; 629 (4)     ; 174          ; 0           ; 14   ; 0            ; 455 (4)      ; 48 (0)            ; 126 (0)          ; 471 (0)         ; |top                   ;
;    |ball:drawball|         ; 313 (313)   ; 23           ; 0           ; 0    ; 0            ; 290 (290)    ; 0 (0)             ; 23 (23)          ; 296 (296)       ; |top|ball:drawball     ;
;    |board:drawboard|       ; 41 (41)     ; 1            ; 0           ; 0    ; 0            ; 40 (40)      ; 0 (0)             ; 1 (1)            ; 36 (36)         ; |top|board:drawboard   ;
;    |count64:clocknum|      ; 7 (7)       ; 7            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; |top|count64:clocknum  ;
;    |frame:drawback|        ; 10 (10)     ; 1            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; |top|frame:drawback    ;
;    |mouse:mousedata|       ; 112 (112)   ; 82           ; 0           ; 0    ; 0            ; 30 (30)      ; 39 (39)           ; 43 (43)          ; 25 (25)         ; |top|mouse:mousedata   ;
;    |target:drawtarget|     ; 108 (108)   ; 37           ; 0           ; 0    ; 0            ; 71 (71)      ; 9 (9)             ; 28 (28)          ; 86 (86)         ; |top|target:drawtarget ;
;    |vgacore:showdata|      ; 34 (34)     ; 23           ; 0           ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 23 (23)          ; 21 (21)         ; |top|vgacore:showdata  ;
+----------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|mouse:mousedata|m1_state                                                                                                                              ;
+--------------------------+-------------------------+-------------------------+-------------------+--------------------------+--------------------------+-------------------+
; Name                     ; m1_state.m1_rising_wait ; m1_state.m1_rising_edge ; m1_state.m1_clk_l ; m1_state.m1_falling_wait ; m1_state.m1_falling_edge ; m1_state.m1_clk_h ;
+--------------------------+-------------------------+-------------------------+-------------------+--------------------------+--------------------------+-------------------+
; m1_state.m1_clk_h        ; 0                       ; 0                       ; 0                 ; 0                        ; 0                        ; 0                 ;
; m1_state.m1_falling_edge ; 0                       ; 0                       ; 0                 ; 0                        ; 1                        ; 1                 ;
; m1_state.m1_falling_wait ; 0                       ; 0                       ; 0                 ; 1                        ; 0                        ; 1                 ;
; m1_state.m1_clk_l        ; 0                       ; 0                       ; 1                 ; 0                        ; 0                        ; 1                 ;
; m1_state.m1_rising_edge  ; 0                       ; 1                       ; 0                 ; 0                        ; 0                        ; 1                 ;
; m1_state.m1_rising_wait  ; 1                       ; 0                       ; 0                 ; 0                        ; 0                        ; 1                 ;
+--------------------------+-------------------------+-------------------------+-------------------+--------------------------+--------------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|mouse:mousedata|m2_state                                                                                                                                                                                                                                                                                                                           ;
+----------------------------+----------------------------+--------------------------+-------------------------+------------------------+-------------------------+------------------------+-------------------------+------------------------+------------------------+-----------------+--------------------+--------------------+------------------+-------------------+
; Name                       ; m2_state.m2_await_response ; m2_state.m2_error_no_ack ; m2_state.m2_data_high_3 ; m2_state.m2_data_low_3 ; m2_state.m2_data_high_2 ; m2_state.m2_data_low_2 ; m2_state.m2_data_high_1 ; m2_state.m2_data_low_1 ; m2_state.m2_hold_clk_l ; m2_state.m2_use ; m2_state.m2_verify ; m2_state.m2_gather ; m2_state.m2_wait ; m2_state.m2_reset ;
+----------------------------+----------------------------+--------------------------+-------------------------+------------------------+-------------------------+------------------------+-------------------------+------------------------+------------------------+-----------------+--------------------+--------------------+------------------+-------------------+
; m2_state.m2_reset          ; 0                          ; 0                        ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                      ; 0                      ; 0               ; 0                  ; 0                  ; 0                ; 0                 ;
; m2_state.m2_wait           ; 0                          ; 0                        ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                      ; 0                      ; 0               ; 0                  ; 0                  ; 1                ; 1                 ;
; m2_state.m2_gather         ; 0                          ; 0                        ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                      ; 0                      ; 0               ; 0                  ; 1                  ; 0                ; 1                 ;
; m2_state.m2_verify         ; 0                          ; 0                        ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                      ; 0                      ; 0               ; 1                  ; 0                  ; 0                ; 1                 ;
; m2_state.m2_use            ; 0                          ; 0                        ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                      ; 0                      ; 1               ; 0                  ; 0                  ; 0                ; 1                 ;
; m2_state.m2_hold_clk_l     ; 0                          ; 0                        ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                      ; 1                      ; 0               ; 0                  ; 0                  ; 0                ; 1                 ;
; m2_state.m2_data_low_1     ; 0                          ; 0                        ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 1                      ; 0                      ; 0               ; 0                  ; 0                  ; 0                ; 1                 ;
; m2_state.m2_data_high_1    ; 0                          ; 0                        ; 0                       ; 0                      ; 0                       ; 0                      ; 1                       ; 0                      ; 0                      ; 0               ; 0                  ; 0                  ; 0                ; 1                 ;
; m2_state.m2_data_low_2     ; 0                          ; 0                        ; 0                       ; 0                      ; 0                       ; 1                      ; 0                       ; 0                      ; 0                      ; 0               ; 0                  ; 0                  ; 0                ; 1                 ;
; m2_state.m2_data_high_2    ; 0                          ; 0                        ; 0                       ; 0                      ; 1                       ; 0                      ; 0                       ; 0                      ; 0                      ; 0               ; 0                  ; 0                  ; 0                ; 1                 ;
; m2_state.m2_data_low_3     ; 0                          ; 0                        ; 0                       ; 1                      ; 0                       ; 0                      ; 0                       ; 0                      ; 0                      ; 0               ; 0                  ; 0                  ; 0                ; 1                 ;
; m2_state.m2_data_high_3    ; 0                          ; 0                        ; 1                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                      ; 0                      ; 0               ; 0                  ; 0                  ; 0                ; 1                 ;
; m2_state.m2_error_no_ack   ; 0                          ; 1                        ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                      ; 0                      ; 0               ; 0                  ; 0                  ; 0                ; 1                 ;
; m2_state.m2_await_response ; 1                          ; 0                        ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                      ; 0                      ; 0               ; 0                  ; 0                  ; 0                ; 1                 ;
+----------------------------+----------------------------+--------------------------+-------------------------+------------------------+-------------------------+------------------------+-------------------------+------------------------+------------------------+-----------------+--------------------+--------------------+------------------+-------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 174   ;
; Number of registers using Synchronous Clear  ; 27    ;
; Number of registers using Synchronous Load   ; 19    ;
; Number of registers using Asynchronous Clear ; 134   ;
; Number of registers using Asynchronous Load  ; 29    ;
; Number of registers using Clock Enable       ; 64    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; vgacore:showdata|hsyncb                ; 12      ;
; vgacore:showdata|vsyncb                ; 1       ;
; mouse:mousedata|mousex[4]              ; 7       ;
; mouse:mousedata|mousex[8]              ; 7       ;
; mouse:mousedata|mousex[7]              ; 7       ;
; target:drawtarget|tempmov[0]           ; 1       ;
; Total number of inverted registers = 6 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|mouse:mousedata|mousex[0]   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|mouse:mousedata|bitcount[0] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|mouse:mousedata|mousex[8]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in D:/altera/SOPCtrain/gameksinghua/top.map.eqn.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 5.0 Build 148 04/26/2005 SJ Full Version
    Info: Processing started: Fri Oct 20 18:39:34 2006
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Info: Using design file top.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: top-Behavioral
    Info: Found entity 1: top
Info: Elaborating entity "top" for the top level hierarchy
Info: Using design file frame.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: frame-Behavioral
    Info: Found entity 1: frame
Info: Elaborating entity "frame" for hierarchy "frame:drawback"
Info: Using design file board.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: board-Behavioral
    Info: Found entity 1: board
Info: Elaborating entity "board" for hierarchy "board:drawboard"

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -