v2_5.vhd

台湾全华科技VHDL教材实例

library ieee;
use ieee.std_logic_1164.all;

package Const is

	constant Threshold : std_logic_vector(7 downto 0);

end Const;