⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 mt55l128l36p.ftm

📁 vhdl cod for ram.For sp3e
💻 FTM
字号:
<!DOCTYPE FTML SYSTEM "ftml.dtd"><FTML><HEAD><TITLE>FMF Timing for MT55L128L36P Parts</TITLE><REVISION.HISTORY>version: |  author:  | mod date: | changes made:  V1.0     R. Munden   98 DEC 15   Initial release  V1.1     R. Munden   08 AUG 14   Corrected port names</REVISION.HISTORY></HEAD><BODY><TIMESCALE>1ns</TIMESCALE><MODEL>MT55L128L36P<FMFTIME>MT55L128L36PT-10<SOURCE>Micron Technology Advance Datasheet Rev. 2/98</SOURCE><COMMENT> The values listed are for VCC=3.3V, CL=50pF, Ta=0 to +70 Celsius</COMMENT><COMMENT>For each parameter only min or max values were supplied by vendor - all others were derived</COMMENT><TIMING>  (DELAY (ABSOLUTE     (IOPATH CLK IO0 (1.5:3.6:5.0) (1.5:3.6:5.0) (1.5:2.6:3.5) (1.5:3.6:5.0) (1.5:2.6:3.5) (1.5:3.6:5.0))     (IOPATH OENeg IO0 () () (0.0:3.6:5.0) (0.0:3.6:5.0) (0.0:3.6:5.0) (0.0:3.6:5.0))  ))  (TIMINGCHECK    (WIDTH  (posedge CLK) (3.5))    (WIDTH  (negedge CLK) (3.5))    (PERIOD (posedge CLK) (10))    (SETUP CLKENNeg CLK (2.2))    (SETUP A0 CLK (2.2))    (SETUP IO0 CLK (2.0))    (SETUP R CLK (2.2))    (SETUP ADV CLK (2.2))    (SETUP CE1Neg CLK (2.2))    (SETUP BW1Neg CLK (2.2))    (HOLD CLKENNeg CLK (0.5))    (HOLD A0 CLK (0.5))    (HOLD IO0 CLK (0.5))    (HOLD R CLK (0.5))    (HOLD ADV CLK (0.5))    (HOLD CE1Neg CLK (0.5))    (HOLD BW1Neg CLK (0.5)) )</TIMING></FMFTIME><FMFTIME>MT55L128L36PT-8.5<SOURCE>Micron Technology Advance Datasheet Rev. 2/98</SOURCE><COMMENT> The values listed are for VCC=3.3V, CL=50pF, Ta=0 to +70 Celsius</COMMENT><COMMENT>For each parameter only min or max values were supplied by vendor - all others were derived</COMMENT><TIMING>  (DELAY (ABSOLUTE     (IOPATH CLK IO0 (1.5:3.4:4.5) (1.5:3.4:4.5) (1.5:2.4:3.5) (1.5:3.4:4.5) (1.5:2.4:3.5) (1.5:3.4:4.5))     (IOPATH OENeg IO0 () () (0.0:3.4:4.5) (0.0:3.4:4.5) (0.0:3.4:4.5) (0.0:3.4:4.5))  ))  (TIMINGCHECK    (WIDTH  (posedge CLK) (3.4))    (WIDTH  (negedge CLK) (3.4))    (PERIOD (posedge CLK) (8.5))    (SETUP CLKENNeg CLK (2.0))    (SETUP A0 CLK (2.0))    (SETUP IO0 CLK (1.7))    (SETUP R CLK (2.0))    (SETUP ADV CLK (2.0))    (SETUP CE1Neg CLK (2.0))    (SETUP BW1Neg CLK (2.0))    (HOLD CLKENNeg CLK (0.5))    (HOLD A0 CLK (0.5))    (HOLD IO0 CLK (0.5))    (HOLD R CLK (0.5))    (HOLD ADV CLK (0.5))    (HOLD CE1Neg CLK (0.5))    (HOLD BW1Neg CLK (0.5)) )</TIMING></FMFTIME><FMFTIME>MT55L128L36PT-7.5<SOURCE>Micron Technology Advance Datasheet Rev. 2/98</SOURCE><COMMENT> The values listed are for VCC=3.3V, CL=50pF, Ta=0 to +70 Celsius</COMMENT><COMMENT>For each parameter only min or max values were supplied by vendor - all others were derived</COMMENT><TIMING>  (DELAY (ABSOLUTE     (IOPATH CLK IO0 (1.5:3.0:4.2) (1.5:3.0:4.2) (1.5:3.0:3.5) (1.5:3.0:4.2) (1.5:3.0:3.5) (1.5:3.0:4.2))     (IOPATH OENeg IO0 () () (0.0:3.0:4.2) (0.0:3.0:4.2) (0.0:3.0:4.2) (0.0:3.0:4.2))  ))  (TIMINGCHECK    (WIDTH  (posedge CLK) (2.2))    (WIDTH  (negedge CLK) (2.2))    (PERIOD (posedge CLK) (7.5))    (SETUP CLKENNeg CLK (2.0))    (SETUP A0 CLK (2.0))    (SETUP IO0 CLK (1.7))    (SETUP R CLK (2.0))    (SETUP ADV CLK (2.0))    (SETUP CE1Neg CLK (2.0))    (SETUP BW1Neg CLK (2.0))    (HOLD CLKENNeg CLK (0.5))    (HOLD A0 CLK (0.5))    (HOLD IO0 CLK (0.5))    (HOLD R CLK (0.5))    (HOLD ADV CLK (0.5))    (HOLD CE1Neg CLK (0.5))    (HOLD BW1Neg CLK (0.5)) )</TIMING></FMFTIME><FMFTIME>MT55L128L36PT-7<SOURCE>Micron Technology Advance Datasheet Rev. 2/98</SOURCE><COMMENT> The values listed are for VCC=3.3V, CL=50pF, Ta=0 to +70 Celsius</COMMENT><COMMENT>For each parameter only min or max values were supplied by vendor - all others were derived</COMMENT><TIMING>  (DELAY (ABSOLUTE     (IOPATH CLK IO0 (1.5:3.0:4.0) (1.5:3.0:4.0) (1.5:3.0:3.5) (1.5:3.0:4.0) (1.5:3.0:3.5) (1.5:3.0:4.0))     (IOPATH OENeg IO0 () () (0.0:3.0:4.0) (0.0:3.0:4.0) (0.0:3.0:4.0) (0.0:3.0:4.0))  ))  (TIMINGCHECK    (WIDTH  (posedge CLK) (2.0))    (WIDTH  (negedge CLK) (2.0))    (PERIOD (posedge CLK) (7))    (SETUP CLKENNeg CLK (2.0))    (SETUP A0 CLK (2.0))    (SETUP IO0 CLK (1.7))    (SETUP R CLK (2.0))    (SETUP ADV CLK (2.0))    (SETUP CE1Neg CLK (2.0))    (SETUP BW1Neg CLK (2.0))    (HOLD CLKENNeg CLK (0.5))    (HOLD A0 CLK (0.5))    (HOLD IO0 CLK (0.5))    (HOLD R CLK (0.5))    (HOLD ADV CLK (0.5))    (HOLD CE1Neg CLK (0.5))    (HOLD BW1Neg CLK (0.5)) )</TIMING></FMFTIME></BODY></FTML>

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -