cdc586.ftm
来自「Vhdl cod for a clock for sp3e」· FTM 代码 · 共 23 行
FTM
23 行
<!DOCTYPE FTML SYSTEM "ftml.dtd"><FTML><HEAD><TITLE>FMF Timing for cdc586 Parts</TITLE><BODY><REVISION.HISTORY>version: | author: | mod date: | changes made: V1.0 R. Munden 00 Jul 06 Initial release</REVISION.HISTORY><TIMESCALE>1ns</TIMESCALE><MODEL>cdc586<FMFTIME>CDC586PAH<SOURCE>Texas Instruments SCAS336D-Revised October 1998</SOURCE><COMMENT>CLK to Y path delay is zero because this is a PLL, OE to Y path delay is not specified by TI so I made one up</COMMENT><TIMING> (DELAY (ABSOLUTE (IOPATH CLKIN Y1A (0:0:0) (0:0:0)) (IOPATH OENeg Y1A () () (2:2:2) (2:2:2) (2:2:2) (2:2:2)) )) (TIMINGCHECK (PERIOD (posedge FBIN) (20)) )</TIMING></FMFTIME></BODY></FTML>
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?