📄 regkeys
字号:
prop_26_val"false"sprop_270_namePROP_SynthShiftRegExtractsprop_270_val"true"sprop_271_namePROP_SynthLogicalShifterExtractsprop_271_val"true"sprop_272_namePROP_xilxSynthRegBalancingsprop_272_val"No"sprop_273_namePROP_xstPackIORegistersprop_273_val"Auto"sprop_274_namePROP_xstSlicePackingsprop_274_val"true"sprop_275_namePROP_xstTristate2Logicsprop_275_val"Yes"sprop_276_namePROP_xstOptimizeInsPrimtivessprop_276_val"false"sprop_277_namePROP_xilxSynthRegDuplicationsprop_277_val"true"sprop_278_namePROP_VirtexSynthAutoConstrainsprop_278_val"true"sprop_279_namePROP_ibiswriterGeneratePackageParasiticssprop_279_val"false"sprop_27_namePROP_SimUserCompileList_launchMSimsprop_27_val""sprop_280_namePROP_xilxMapTimingDrivenPackingsprop_280_val"false"sprop_281_namePROP_MapPowerReduction_virtex5sprop_281_val"false"sprop_282_namePROP_xstPowerOptimization_virtex5sprop_282_val"false"sprop_283_namePROP_xstLUTCombining_virtex5sprop_283_val"No"sprop_284_namePROP_xstDSPUtilRatio_virtex5sprop_284_val"100"sprop_285_namePROP_MapEffortLevel_virtex5sprop_285_val"High"sprop_286_namePROP_MapPlacerCostTable_virtex5sprop_286_val"1"sprop_287_namePROP_MapLogicOptimization_virtex5sprop_287_val"false"sprop_288_namePROP_MapRegDuplication_virtex5sprop_288_val"false"sprop_289_namePROPEXT_xilxMapPackRegInto_virtex5sprop_289_val"Off"sprop_28_namePROP_SimUseCustom_behavsprop_28_val"false"sprop_290_namePROP_xilxMapMaxCompression_virtex5sprop_290_val"false"sprop_291_namePROP_MapLUTCombining_virtex5sprop_291_val"Off"sprop_292_namePROPEXT_xilxMapGenInputK_virtex5sprop_292_val"6"sprop_293_namePROPEXT_xilxPARstrat_virtex5sprop_293_val"Route Only"sprop_294_namePROP_xilxBitgCfg_GenOpt_DRC_virtex5sprop_294_val"true"sprop_295_namePROP_xilxBitgCfg_GenOpt_BitFile_virtex5sprop_295_val"true"sprop_296_namePROP_xilxBitgCfg_GenOpt_BinaryFile_virtex5sprop_296_val"false"sprop_297_namePROP_xilxBitgCfg_GenOpt_ASCIIFile_virtex5sprop_297_val"false"sprop_298_namePROP_xilxBitgCfg_GenOpt_IEEE1532File_virtex5sprop_298_val"false"sprop_299_namePROP_xilxBitgCfg_GenOpt_EnableCRC_virtex5sprop_299_val"true"sprop_29_namePROP_SimDosprop_29_val"true"sprop_2_namePROP_StartImpViewsprop_2_val""sprop_300_namePROP_xilxBitgCfg_GenOpt_Compress_virtex5sprop_300_val"false"sprop_301_namePROP_bitgen_otherCmdLineOptions_virtex5sprop_301_val""sprop_302_namePROP_xilxBitgCfg_Clk_virtex5sprop_302_val"Pull Up"sprop_303_namePROP_xilxBitgCfg_M0_virtex5sprop_303_val"Pull Up"sprop_304_namePROP_xilxBitgCfg_M1_virtex5sprop_304_val"Pull Up"sprop_305_namePROP_xilxBitgCfg_M2_virtex5sprop_305_val"Pull Up"sprop_306_namePROP_xilxBitgCfg_Pgm_virtex5sprop_306_val"Pull Up"sprop_307_namePROP_xilxBitgCfg_Done_virtex5sprop_307_val"Pull Up"sprop_308_namePROP_xilxBitgCfg_Init_virtex5sprop_308_val"Pull Up"sprop_309_namePROP_xilxBitgCfg_Cs_virtex5sprop_309_val"Pull Up"sprop_30_namePROP_SimUseCustom_postXlatesprop_30_val"false"sprop_310_namePROP_xilxBitgCfg_Din_virtex5sprop_310_val"Pull Up"sprop_311_namePROP_xilxBitgCfg_Busy_virtex5sprop_311_val"Pull Up"sprop_312_namePROP_xilxBitgCfg_Rdwr_virtex5sprop_312_val"Pull Up"sprop_313_namePROP_xilxBitgCfg_TCK_virtex5sprop_313_val"Pull Up"sprop_314_namePROP_xilxBitgCfg_TDI_virtex5sprop_314_val"Pull Up"sprop_315_namePROP_xilxBitgCfg_TDO_virtex5sprop_315_val"Pull Up"sprop_316_namePROP_xilxBitgCfg_TMS_virtex5sprop_316_val"Pull Up"sprop_317_namePROP_xilxBitgCfg_Unused_virtex5sprop_317_val"Pull Down"sprop_318_namePROP_xilxBitgCfg_Code_virtex5sprop_318_val"0xFFFFFFFF"sprop_319_namePROP_xilxBitgCfg_DCIUpdateMode_virtex5sprop_319_val"As Required"sprop_31_namePROP_SimUseCustom_postMapsprop_31_val"false"sprop_320_namePROP_xilxBitgCfg_Retain_Config_Status_Register_Values_virtex5sprop_320_val"true"sprop_321_namePROP_xilxBitgCfg_SelectMAP_Abort_Sequence_virtex5sprop_321_val"Enable"sprop_322_namePROP_xilxBitgCfg_BPI_Page_Size_virtex5sprop_322_val"1"sprop_323_namePROP_xilxBitgCfg_PwrDown_Safe_Temp_virtex5sprop_323_val"false"sprop_324_namePROP_xilxBitgStart_Clk_virtex5sprop_324_val"CCLK"sprop_325_namePROP_xilxBitgStart_IntDone_virtex5sprop_325_val"false"sprop_326_namePROP_xilxBitgStart_Clk_Done_virtex5sprop_326_val"Default (4)"sprop_327_namePROP_xilxBitgStart_Clk_EnOut_virtex5sprop_327_val"Default (5)"sprop_328_namePROP_xilxBitgStart_Clk_WrtEn_virtex5sprop_328_val"Default (6)"sprop_329_namePROP_xilxBitgStart_Clk_RelDLL_virtex5sprop_329_val"Default (NoWait)"sprop_32_namePROP_SimUseCustom_postParsprop_32_val"false"sprop_330_namePROP_xilxBitgStart_Clk_MatchCycle_virtex5sprop_330_val"Auto"sprop_331_namePROP_xilxBitgStart_Clk_DriveDone_virtex5sprop_331_val"false"sprop_332_namePROP_xilxBitgReadBk_Sec_virtex5sprop_332_val"Enable Readback and Reconfiguration"sprop_333_namePROP_xilxBitgCfg_GenOpt_ReadBack_virtex5sprop_333_val"false"sprop_334_namePROP_usedsp48_virtex5sprop_334_val"Auto"sprop_335_namePROP_xilxBitgCfg_Rate_virtex5sprop_335_val"2"sprop_336_namePROPEXT_xilxSynthAddBufg_virtex5sprop_336_val"32"sprop_337_namePROPEXT_xstUseClockEnable_virtex5sprop_337_val"Auto"sprop_338_namePROPEXT_xstUseSyncSet_virtex5sprop_338_val"Auto"sprop_339_namePROPEXT_xstUseSyncReset_virtex5sprop_339_val"Auto"sprop_33_namePROP_ModelSimUseConfigNamesprop_33_val"false"sprop_340_namePROP_ReduceControlSets_virtex5sprop_340_val"No"sprop_341_namePROPEXT_xilxSynthMaxFanout_virtex5sprop_341_val"100000"sprop_342_namePROP_EnableWYSIWYGsprop_342_val"None"sprop_343_namePROP_xcpldUseLocConstsprop_343_val"Always"sprop_344_namePROP_xcpldFitDesInitsprop_344_val"Low"sprop_345_namePROP_xcpldFitDesTimingCstsprop_345_val"true"sprop_346_namePROP_CPLDFitkeepiosprop_346_val"false"sprop_347_namePROP_cpldBestFitsprop_347_val"false"sprop_348_namePROP_xcpldFitDesMultiLogicOptsprop_348_val"true"sprop_349_namePROP_cpldfit_otherCmdLineOptionssprop_349_val""sprop_34_namePROP_MSimSDFTimingToBeReadsprop_34_val"Setup Time"sprop_350_namePROP_fitGenSimModelsprop_350_val"false"sprop_351_namePROP_cpldfitHDLeqStylesprop_351_val"Source"sprop_352_namePROP_xcpldFitDesSlewsprop_352_val"Fast"sprop_353_namePROP_xcpldUseGlobalClockssprop_353_val"true"sprop_354_namePROP_xcpldUseGlobalOutputEnablessprop_354_val"true"sprop_355_namePROP_xcpldUseGlobalSetResetsprop_355_val"true"sprop_356_namePROP_hprep6_autosigsprop_356_val"false"sprop_357_namePROP_hprep6_otherCmdLineOptionssprop_357_val""sprop_358_namePROP_xcpldFittimRptOptionsprop_358_val"Summary"sprop_359_namePROP_taengine_otherCmdLineOptionssprop_359_val""sprop_35_namePROP_OverwriteSymsprop_35_val"false"sprop_360_namePROP_xilxSynthMacroPreservesprop_360_val"true"sprop_361_namePROP_xilxSynthXORPreservesprop_361_val"true"sprop_362_namePROP_xilxSynthKeepHierarchy_CPLDsprop_362_val"Yes"sprop_363_namePROP_PlsClockEnablesprop_363_val"true"sprop_364_namePROP_CompxlibAbelLibsprop_364_val"true"sprop_365_namePROP_CompxlibCPLDDetLibsprop_365_val"true"sprop_366_namePROP_xcpldFitTemplate_xpla3sprop_366_val"Optimize Density"sprop_367_namePROP_FunctionBlockInputLimitsprop_367_val"38"sprop_368_namePROP_xcpldFitDesInputLmt_xbrsprop_368_val"32"sprop_369_namePROP_xcpldFitDesUnusedsprop_369_val"Keeper"sprop_36_namePROP_CompxlibOutputDirsprop_36_val"$XILINX/<language>/<simulator>"sprop_370_namePROP_xcpldFitDesTriModesprop_370_val"Keeper"sprop_371_namePROP_xcpldFitDesVoltsprop_371_val"LVCMOS18"sprop_372_namePROP_UseDataGatesprop_372_val"true"sprop_373_namePROP_xilxBitgCfg_GenOpt_IEEE1532File_xbrsprop_373_val"false"sprop_374_namePROP_TopDesignUnitsprop_374_val""sprop_375_namePROP_TopDesignUnitsprop_375_val""sprop_376_namePROP_TopDesignUnitsprop_376_val""sprop_377_namePROP_TopDesignUnitsprop_377_val""sprop_378_namePROP_TopDesignUnitsprop_378_val""sprop_379_namePROP_TopDesignUnitsprop_379_val""sprop_37_namePROP_CompxlibOverwriteLibsprop_37_val"Overwrite"sprop_380_namePROP_TopDesignUnitsprop_380_val""sprop_381_namePROP_TopDesignUnitsprop_381_val""sprop_382_namePROP_TopDesignUnitsprop_382_val""sprop_383_namePROP_TopDesignUnitsprop_383_val""sprop_384_namePROP_TopDesignUnitsprop_384_val""sprop_385_namePROP_TopDesignUnitsprop_385_val""sprop_386_namePROP_xstVeriIncludeDirsprop_386_val""sprop_387_namePROP_xstVeriIncludeDirsprop_387_val""sprop_388_namePROP_SimCustom_postMapsprop_388_val""sprop_389_namePROP_DevFamilysprop_389_val"Virtex5"sprop_38_namePROP_CompxlibOtherCompxlibOptssprop_38_val""sprop_390_namePROP_Simulatorsprop_390_val"Modelsim-SE Mixed"sprop_391_namePROP_SmartGuideFileNamesprop_391_val"DDR_TX_TEST_guide.ncd"sprop_392_namePROP_vsim_otherCmdLineOptionssprop_392_val""sprop_393_namePROP_vlog_otherCmdLineOptionssprop_393_val""sprop_394_namePROP_vcom_otherCmdLineOptionssprop_394_val""sprop_395_namePROP_ModelSimSignalWinsprop_395_val"true"sprop_396_namePROP_ModelSimWaveWinsprop_396_val"true"sprop_397_namePROP_ModelSimStructWinsprop_397_val"true"sprop_398_namePROP_ModelSimSourceWinsprop_398_val"false"sprop_399_namePROP_ModelSimListWinsprop_399_val"false"sprop_39_namePROP_CompxlibSimPrimativessprop_39_val"true"sprop_3_namePROP_StopImpViewsprop_3_val"AbstractSynthesis"sprop_400_namePROP_ModelSimVarsWinsprop_400_val"false"sprop_401_namePROP_ModelSimProcWinsprop_401_val"false"sprop_402_namePROP_ModelSimDataWinsprop_402_val"false"sprop_403_namePROP_ModelSimSimRessprop_403_val"Default (1 ps)"sprop_404_namePROP_SimSyntaxsprop_404_val"93"sprop_405_namePROP_SimUseExpDeclOnlysprop_405_val"true"sprop_406_namePROP_ModelSimSimRunTime_tbsprop_406_val"1000ns"sprop_407_namePROP_ModelSimUutInstName_postMapsprop_407_val"UUT"sprop_408_namePROP_ModelSimUutInstName_postParsprop_408_val"UUT"sprop_409_namePROP_ModelSimUutInstName_postFitsprop_409_val"UUT"sprop_40_namePROP_XPORTInpFileNamesprop_40_val""sprop_410_namePROP_SimGenVcdFilesprop_410_val"false"sprop_411_namePROP_SimCustom_launchMSimsprop_411_val""sprop_412_namePROP_SimCustom_behavsprop_412_val""sprop_413_namePROP_SimUserCompileList_behavsprop_413_val""sprop_414_namePROP_SimCustom_postXlatesprop_414_val""sprop_415_namePROP_SimCustom_postParsprop_415_val""sprop_416_namePROP_ModelSimSimRunTime_tbwsprop_416_val"1000ns"sprop_417_namePROP_ModelSimConfigNamesprop_417_val"Default"sprop_418_namePROP_SimModelRenTopLevInstTosprop_418_val"UUT"sprop_419_namePROP_SynthConstraintsFilesprop_419_val""sprop_41_namePROP_XPORTInpFileTypesprop_41_val"ABEL"sprop_420_namePROP_ISimCustomSimCmdFileName_par_tbsprop_420_val""sprop_421_namePROP_ISimCustomSimCmdFileName_par_tbwsprop_421_val""sprop_422_namePROP_ISimCustomSimCmdFileName_behav_tbsprop_422_val""sprop_423_namePROP_ISimCustomSimCmdFileName_behav_tbwsprop_423_val""sprop_424_namePROP_ISimCustomSimCmdFileName_gen_tbwsprop_424_val""sprop_425_namePROP_ISimCustomSimCmdFileName_launchsprop_425_val""sprop_426_namePROP_ISimSimulationRun_par_tbsprop_426_val"true"sprop_427_namePROP_ISimSimulationRun_par_tbwsprop_427_val"true"sprop_428_namePROP_ISimSimulationRun_behav_tbsprop_428_val"true"sprop_429_namePROP_ISimSimulationRun_behav_tbwsprop_429_val"true"sprop_42_namePROP_XPORTOutFileTypesprop_42_val"VHDL"sprop_430_namePROP_ISimGenVCDFile_par_tbsprop_430_val"false"sprop_431_namePROP_ISimGenVCDFile_par_tbwsprop_431_val"false"sprop_432_namePROP_ISimCustomCompilationOrderFilesprop_432_val""sprop_433_namePROP_impactBaudsprop_433_val"None"sprop_434_namePROP_impactConfigModesprop_434_val"None"sprop_435_namePROP_impactPortsprop_435_val"Auto - default"sprop_436_namePROP_XPowerOptAdvancedVerboseRptsprop_436_val"false"sprop_437_namePROP_XPowerOptMaxNumberLinessprop_437_val"1000"sprop_438_namePROP_xstSafeImplementsprop_438_val"No"sprop_439_namePROP_XplorerRunTypes⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -