top_level.blx

8 Channel Digital Volt Meter

# XPLAOPT Version 9.99.99.99
# XPLAOPT -run s -it b -i top_level.blx -dev XCR3256XL-7CS280 -reg -xor a -mode 
#         1 -th 28 -fi 32 -bfi 38 -pre keep -fbn 0 -unused ground -terminate pullup 
#$ MODULE top_level
#$ PINS 6 "a<0>":T5 "a<10>":V5 "a<11>":W5 "a<12>":W4 "a<13>":W3 "a<14>":U6 
#$ PINS 6 "a<15>":T6 "a<16>":R6 "a<17>":W7 "a<18>":G1 "a<19>":U5 "a<1>":W10 
#$ PINS 6 "a<20>":U4 "a<21>":G2 "a<22>":G4 "a<2>":T9 "a<3>":U9 "a<4>":T8 
#$ PINS 5 "a<5>":V7 "a<6>":U7 "a<7>":T7 "a<8>":V6 "a<9>":W6 
#$ PINS 4 "ad_chip2_enn":U10 "busy":T14 "busy_test":E1 "cclk":D11 
#$ PINS 5 "chip3_en":M3 "convert":W14 "d<0>":A14 "d<10>":B12 "d<11>":D10 
#$ PINS 6 "d<12>":C9 "d<13>":B8 "d<14>":C7 "d<15>":B7 "d<1>":B13 "d<2>":D12 
#$ PINS 6 "d<3>":A12 "d<4>":C10 "d<5>":C8 "d<6>":D7 "d<7>":A7 "d<8>":C13 
#$ PINS 4 "d<9>":A13 "din":W11 "dout":T10 "flash_cs0n":E14 
#$ PINS 4 "flash_wr_protect":H2 "io13":E2 "led1_sel":G3 "led2_sel":F4 
#$ PINS 4 "led3_sel":F3 "led4_sel":F5 "oen":D14 "osc_cntrl":V13 
#$ PINS 4 "reset_adn":R14 "reset_memn":T13 "rise_fall":U11 "rwn":J2 
#$ PINS 4 "sclk":W12 "sp_a<10>":F17 "sp_a<11>":H17 "sp_a<12>":M18 
#$ PINS 4 "sp_a<13>":L17 "sp_a<14>":E18 "sp_a<15>":K18 "sp_a<16>":H19 
#$ PINS 4 "sp_a<17>":L16 "sp_a<18>":M17 "sp_a<19>":E19 "sp_a<1>":T17 
#$ PINS 4 "sp_a<20>":F19 "sp_a<21>":H18 "sp_a<22>":J18 "sp_a<23>":L18 
#$ PINS 4 "sp_a<2>":R16 "sp_a<3>":R17 "sp_a<4>":N16 "sp_a<5>":M16 
#$ PINS 4 "sp_a<6>":R19 "sp_a<7>":N18 "sp_a<8>":K17 "sp_a<9>":J17 
#$ PINS 4 "sp_a_0":U19 "sp_cs0n":B19 "sp_cs1n":G16 "sp_d<0>":V16 
#$ PINS 4 "sp_d<10>":U15 "sp_d<11>":C16 "sp_d<12>":A16 "sp_d<13>":B17 
#$ PINS 4 "sp_d<14>":B18 "sp_d<15>":F15 "sp_d<1>":W15 "sp_d<2>":T15 
#$ PINS 4 "sp_d<3>":D15 "sp_d<4>":E15 "sp_d<5>":A15 "sp_d<6>":A17 
#$ PINS 4 "sp_d<7>":A18 "sp_d<8>":V15 "sp_d<9>":T16 "sp_oen":G17 
#$ PINS 3 "sp_wen":F18 "sram_cs1n":K2 "sram_low_byten":K3 
#$ PINS 1 "sram_upper_byten":J3 
#$ NODES 9 "N363" "N373" "N383" "N393" "N403" "N413" "N423" "N433" "N443" 
#$ NODES 9 "N453" "N463" "N473" "N483" "N493" "N503" "N513" "N523" "N533" 
#$ NODES 9 "N543" "N553" "N563" "N573" "N583" "N624" "N634" "N644" "N654" 
#$ NODES 9 "N664" "N674" "N684" "N694" "N704" "N714" "N724" "N734" "N744" 
#$ NODES 7 "N754" "N764" "N774" "N813" "N825" "N_PZ_445"'co' "N_PZ_450"'co' 
#$ NODES 4 "N_PZ_452"'co' "N_PZ_469"'co' "N_PZ_479"'co' "N_PZ_550"'co' 
#$ NODES 4 "N_PZ_570"'co' "N_PZ_579"'co' "N_PZ_594"'co' "N_PZ_595"'co' 
#$ NODES 4 "N_PZ_596"'co' "N_PZ_597"'co' "N_PZ_623"'co' "dvm/N1007" 
#$ NODES 5 "dvm/N1011" "dvm/N1013" "dvm/N1040" "dvm/N1044" "dvm/N1718" 
#$ NODES 5 "dvm/N1821" "dvm/N1868" "dvm/N1955" "dvm/N2005" "dvm/N2064" 
#$ NODES 5 "dvm/N2114" "dvm/N2164" "dvm/N2210" "dvm/N374" "dvm/N377" 
#$ NODES 5 "dvm/N461" "dvm/N5442" "dvm/N5443" "dvm/N5444" "dvm/N5445" 
#$ NODES 5 "dvm/N5446" "dvm/N5447" "dvm/N5448" "dvm/N5449" "dvm/addr_set" 
#$ NODES 4 "dvm/dm_num_0" "dvm/dm_num_1" "dvm/dm_num_2" "dvm/dm_sng_ln0_flag" 
#$ NODES 3 "dvm/dm_sng_ln1_flag" "dvm/dm_sng_ln2_flag" "dvm/dm_sng_ln3_flag" 
#$ NODES 3 "dvm/dm_sng_ln4_flag" "dvm/dm_sng_ln5_flag" "dvm/dm_sng_ln6_flag" 
#$ NODES 2 "dvm/dm_sng_ln7_flag" "dvm/main_curr_state_FFD1" 
#$ NODES 2 "dvm/main_curr_state_FFD2" "dvm/main_curr_state_FFD3" 
#$ NODES 2 "dvm/main_curr_state_FFD4" "dvm/shift_curr_state_FFT1" 
#$ NODES 2 "dvm/shift_curr_state_FFT2" "dvm/shift_data/N133" 
#$ NODES 3 "dvm/wr_addr24_flag" "dvm/wr_addr3_flag" "dvm/wr_addr4_flag" 
#$ NODES 3 "dvm/wr_addr5_flag" "dvm/wr_addr6_flag" "dvm/wr_addr7_flag" 
#$ NODES 3 "dvm/wr_reg_num_0" "dvm/wr_reg_num_1" "dvm/wr_reg_num_2" 
#$ NODES 1 "reset_button":K4 
#$ PROPERTY xpla USER_SLEW_RATE a<0> a<10> a<11> a<12> a<13> a<14> a<15> a<16> a<17> a<18> a<19> a<1> a<20> a<21> a<22> a<2> a<3> a<4> a<5> a<6> a<7> a<8> a<9> ad_chip2_enn busy_test chip3_en convert d<0> d<10> d<11> d<12> d<13> d<14> d<15> d<1> d<2> d<3> d<4> d<5> d<6> d<7> d<8> d<9> din flash_cs0n flash_wr_protect io13 led1_sel led2_sel led3_sel led4_sel oen osc_cntrl reset_adn reset_memn rise_fall rwn sclk sp_a_0 sp_d<0> sp_d<10> sp_d<11> sp_d<12> sp_d<13> sp_d<14> sp_d<15> sp_d<1> sp_d<2> sp_d<3> sp_d<4> sp_d<5> sp_d<6> sp_d<7> sp_d<8> sp_d<9> sram_cs1n sram_low_byten sram_upper_byten 
.model top_level
.inputs  "sp_d<10>".PIN "sp_d<11>".PIN "sp_d<12>".PIN "sp_d<13>".PIN 
         "sp_d<14>".PIN "sp_d<15>".PIN "sp_d<8>".PIN "sp_d<9>".PIN 
         "sp_d<0>".PIN "sp_d<1>".PIN "sp_d<2>".PIN "sp_d<3>".PIN "sp_d<4>".PIN 
         "sp_d<5>".PIN "sp_d<6>".PIN "sp_d<7>".PIN "sp_a<10>" "sp_a<11>" 
         "sp_a<12>" "sp_a<13>" "sp_a<14>" "sp_a<7>" "sp_a<8>" "sp_a<9>" 
         "sp_a<15>" "sp_a<16>" "sp_a<17>" "sp_a<18>" "sp_a<19>" "sp_a<20>" 
         "sp_a<21>" "sp_a<22>" "sp_a<1>" "sp_a<2>" "sp_a<3>" "sp_a<4>" 
         "sp_a<5>" "sp_a<23>" "sp_a<6>" "cclk" "dout" "sp_wen" "sp_cs1n" 
         "d<15>".PIN "d<5>".PIN "d<4>".PIN "d<3>".PIN "d<2>".PIN "d<1>".PIN 
         "d<0>".PIN "d<14>".PIN "d<13>".PIN "d<12>".PIN "d<11>".PIN 
         "d<10>".PIN "d<9>".PIN "d<8>".PIN "d<7>".PIN "d<6>".PIN "sp_oen" 
         "sp_cs0n" "busy" "dvm/N1007".Q "dvm/N1011".Q "dvm/N374".Q 
         "dvm/N377".Q "N624".Q "N634".Q "N644".Q "N654".Q "N664".Q "N674".Q 
         "N694".Q "N704".Q "N714".Q "N724".Q "N734".Q "N744".Q "N754".Q 
         "N764".Q "N774".Q "N684".Q "dvm/dm_sng_ln0_flag".Q 
         "dvm/dm_sng_ln1_flag".Q "dvm/dm_sng_ln2_flag".Q "reset_button".Q 
         "dvm/dm_sng_ln3_flag".Q "dvm/addr_set".Q "dvm/dm_sng_ln4_flag".Q 
         "N363".Q "dvm/dm_sng_ln5_flag".Q "dvm/dm_sng_ln6_flag".Q 
         "dvm/dm_sng_ln7_flag".Q "N473".Q "N513".Q "N523".Q "N533".Q "N543".Q 
         "dvm/main_curr_state_FFD4".Q "N553".Q "N563".Q 
         "dvm/main_curr_state_FFD1".Q "N573".Q "N583".Q "N373".Q 
         "dvm/main_curr_state_FFD3".Q "N383".Q "N393".Q "N403".Q "N413".Q 
         "N423".Q "dvm/main_curr_state_FFD2".Q "N433".Q "dvm/wr_addr3_flag".Q 
         "N443".Q "N453".Q "N463".Q "N483".Q "N493".Q "dvm/wr_addr4_flag".Q 
         "N503".Q "dvm/wr_addr5_flag".Q "dvm/wr_addr7_flag".Q 
         "dvm/wr_addr6_flag".Q "dvm/wr_addr24_flag".Q "dvm/dm_num_0".Q 
         "dvm/dm_num_1".Q "dvm/dm_num_2".Q "dvm/wr_reg_num_0".Q 
         "dvm/wr_reg_num_1".Q "dvm/wr_reg_num_2".Q "dvm/N5442".Q "dvm/N5443".Q 
         "dvm/N5444".Q "dvm/N5445".Q "dvm/N5446".Q "dvm/N5447".Q "dvm/N5448".Q 
         "dvm/N5449".Q "dvm/N1013".Q "dvm/shift_curr_state_FFT1".Q 
         "dvm/shift_curr_state_FFT2".Q
.outputs "sclk" "reset_adn" "dvm/N1007".D "dvm/N1007".CLK "dvm/N1007".AR 
         "dvm/N1007".CE "dvm/N1011".CLK "dvm/N1011".AR "dvm/N1013".CLK 
         "dvm/N1013".AR "dvm/N374".CLK "dvm/N374".AR "dvm/N377".CLK 
         "dvm/N377".AR "N624".D "N624".CLK "N624".AR "N624".CE "N634".D 
         "N634".CLK "N634".AR "N634".CE "N644".D "N644".CLK "N644".AR 
         "N644".CE "N654".D "N654".CLK "N654".AR "N654".CE "N664".D "N664".CLK 
         "N664".AR "N664".CE "N674".D "N674".CLK "N674".AR "N674".CE "N694".D 
         "N694".CLK "N694".AR "N694".CE "N704".D "N704".CLK "N704".AR 
         "N704".CE "N714".D "N714".CLK "N714".AR "N714".CE "N724".D "N724".CLK 
         "N724".AR "N724".CE "N734".D "N734".CLK "N734".AR "N734".CE "N744".D 
         "N744".CLK "N744".AR "N744".CE "N754".D "N754".CLK "N754".AR 
         "N754".CE "N764".D "N764".CLK "N764".AR "N764".CE "N774".D "N774".CLK 
         "N774".AR "N774".CE "N684".D "N684".CLK "N684".AR "N684".CE "d<0>" 
         "d<0>".OE "d<10>" "d<10>".OE "d<11>" "d<11>".OE "d<12>" "d<12>".OE 
         "d<13>" "d<13>".OE "d<14>" "d<14>".OE "d<15>" "d<15>".OE "d<1>" 
         "d<1>".OE "d<2>" "d<2>".OE "d<3>" "d<3>".OE "d<4>" "d<4>".OE "d<5>" 
         "d<5>".OE "d<6>" "d<6>".OE "d<7>" "d<7>".OE "d<8>" "d<8>".OE "d<9>" 
         "d<9>".OE "dvm/dm_sng_ln0_flag".D "dvm/dm_sng_ln0_flag".CLK 
         "dvm/dm_sng_ln0_flag".AP "dvm/dm_sng_ln1_flag".D 
         "dvm/dm_sng_ln1_flag".CLK "dvm/dm_sng_ln1_flag".AP 
         "dvm/dm_sng_ln2_flag".D "dvm/dm_sng_ln2_flag".CLK 
         "dvm/dm_sng_ln2_flag".AP "reset_button".CLK "dvm/dm_sng_ln3_flag".D 
         "dvm/dm_sng_ln3_flag".CLK "dvm/dm_sng_ln3_flag".AP "dvm/addr_set".CLK 
         "dvm/addr_set".AR "dvm/dm_sng_ln4_flag".D "dvm/dm_sng_ln4_flag".CLK 
         "dvm/dm_sng_ln4_flag".AP "N363".CLK "N363".AR "dvm/dm_sng_ln5_flag".D 
         "dvm/dm_sng_ln5_flag".CLK "dvm/dm_sng_ln5_flag".AP 
         "dvm/dm_sng_ln6_flag".D "dvm/dm_sng_ln6_flag".CLK 
         "dvm/dm_sng_ln6_flag".AP "dvm/dm_sng_ln7_flag".D 
         "dvm/dm_sng_ln7_flag".CLK "dvm/dm_sng_ln7_flag".AP "N473".D 
         "N473".CLK "N473".AR "N513".CLK "N513".AR "N523".D "N523".CLK 
         "N523".AR "N533".D "N533".CLK "N533".AR "N543".D "N543".CLK "N543".AR 
         "dvm/main_curr_state_FFD4".D "dvm/main_curr_state_FFD4".CLK 
         "dvm/main_curr_state_FFD4".AR "N553".D "N553".CLK "N553".AR "N563".D 
         "N563".CLK "N563".AR "dvm/main_curr_state_FFD1".D 
         "dvm/main_curr_state_FFD1".CLK "dvm/main_curr_state_FFD1".AR 
         "N573".CLK "N573".AR "N583".CLK "N583".AR "N373".D "N373".CLK 
         "N373".AR "dvm/main_curr_state_FFD3".D "dvm/main_curr_state_FFD3".CLK 
         "dvm/main_curr_state_FFD3".AR "N383".CLK "N383".AR "N393".CLK 
         "N393".AR "N403".D "N403".CLK "N403".AR "N413".CLK "N413".AR 
         "N423".CLK "N423".AR "dvm/main_curr_state_FFD2".D 
         "dvm/main_curr_state_FFD2".CLK "dvm/main_curr_state_FFD2".AR "N433".D 
         "N433".CLK "N433".AR "dvm/wr_addr3_flag".D "dvm/wr_addr3_flag".CLK 
         "dvm/wr_addr3_flag".AP "N443".CLK "N443".AR "N453".CLK "N453".AR 
         "N463".CLK "N463".AR "N483".CLK "N483".AR "N493".D "N493".CLK 
         "N493".AR "dvm/wr_addr4_flag".CLK "dvm/wr_addr4_flag".AR "N503".D 
         "N503".CLK "N503".AR "dvm/wr_addr5_flag".D "dvm/wr_addr5_flag".CLK 
         "dvm/wr_addr5_flag".AP "dvm/wr_addr7_flag".D "dvm/wr_addr7_flag".CLK 
         "dvm/wr_addr7_flag".AP "dvm/wr_addr6_flag".D "dvm/wr_addr6_flag".CLK 
         "dvm/wr_addr6_flag".AP "dvm/wr_addr24_flag".D 
         "dvm/wr_addr24_flag".CLK "dvm/wr_addr24_flag".AR 
         "dvm/shift_curr_state_FFT1".CLK "dvm/shift_curr_state_FFT1".AR 
         "dvm/dm_num_0".D "dvm/dm_num_0".CLK "dvm/dm_num_0".AR 
         "dvm/dm_num_1".D "dvm/dm_num_1".CLK "dvm/dm_num_1".AR 
         "dvm/dm_num_2".D "dvm/dm_num_2".CLK "dvm/dm_num_2".AR 
         "dvm/shift_curr_state_FFT2".CLK "dvm/shift_curr_state_FFT2".AR 
         "dvm/wr_reg_num_0".CLK "dvm/wr_reg_num_0".AR "dvm/wr_reg_num_1".CLK 
         "dvm/wr_reg_num_1".AR "dvm/wr_reg_num_2".D "dvm/wr_reg_num_2".CLK 
         "dvm/wr_reg_num_2".AR "dvm/N5442".D "dvm/N5442".CLK "dvm/N5443".D 
         "dvm/N5443".CLK "dvm/N5444".D "dvm/N5444".CLK "dvm/N5445".D 
         "dvm/N5445".CLK "dvm/N5446".D "dvm/N5446".CLK "dvm/N5447".D 
         "dvm/N5447".CLK "dvm/N5448".D "dvm/N5448".CLK "dvm/N5449".D 
         "dvm/N5449".CLK "din".D "din".CLK "din".CE "io13" "sp_d<15>" 
         "sp_d<15>".OE "sp_d<5>" "sp_d<5>".OE "sp_d<4>" "sp_d<4>".OE "sp_d<3>" 
         "sp_d<3>".OE "sp_d<2>" "sp_d<2>".OE "sp_d<1>" "sp_d<1>".OE "sp_d<0>" 
         "sp_d<0>".OE "sp_d<14>" "sp_d<14>".OE "sp_d<13>" "sp_d<13>".OE 
         "sp_d<12>" "sp_d<12>".OE "sp_d<11>" "sp_d<11>".OE "sp_d<10>" 
         "sp_d<10>".OE "sp_d<9>" "sp_d<9>".OE "sp_d<8>" "sp_d<8>".OE "sp_d<7>" 
         "sp_d<7>".OE "sp_d<6>" "sp_d<6>".OE "a<0>" "a<10>" "a<11>" "a<12>" 
         "a<13>" "a<14>" "a<15>" "a<16>" "a<17>" "a<18>" "a<19>" "a<1>" 
         "a<20>" "a<21>" "a<22>" "a<2>" "a<3>" "a<4>" "a<5>" "a<6>" "a<7>" 
         "a<8>" "a<9>" "oen" "rwn" "ad_chip2_enn" "chip3_en" "busy_test" 
         "sram_cs1n" "convert" "flash_cs0n" "flash_wr_protect" "led1_sel" 
         "led2_sel" "led3_sel" "led4_sel" "reset_memn" "osc_cntrl" "rise_fall" 
         "sp_a_0" "sram_low_byten" "sram_upper_byten" 
         "dvm/shift_curr_state_FFT1".D "dvm/wr_addr4_flag".T 
         "dvm/shift_curr_state_FFT2".T "dvm/N1011".T "dvm/N374".T "dvm/N377".T 
         "reset_button".T "dvm/N1013".T "dvm/addr_set".T.X1 
         "dvm/addr_set".T.X2 "N363".T.X1 "N363".T.X2 "N513".T "N573".T 
         "N583".T "N383".T "N393".T "N413".T "N423".T "N443".T.X1 "N443".T.X2 
         "N453".T.X1 "N453".T.X2 "N463".T "N483".T "dvm/wr_reg_num_0".D 
         "dvm/wr_reg_num_1".D
.names "dvm/shift_curr_state_FFT1".Q "dvm/shift_curr_state_FFT2".Q "sclk"
11 1
.names "dvm/main_curr_state_FFD4".Q "dvm/main_curr_state_FFD1".Q 
       "dvm/main_curr_state_FFD3".Q "dvm/main_curr_state_FFD2".Q "dvm/N461"-
0001 1
.names "dvm/main_curr_state_FFD4".Q "dvm/main_curr_state_FFD1".Q 
       "dvm/main_curr_state_FFD3".Q "dvm/main_curr_state_FFD2".Q "reset_adn"-
0000 1
.names "sp_wen" "sp_cs1n" "sp_cs0n" "dvm/main_curr_state_FFD4".Q 
       "dvm/main_curr_state_FFD1".Q "dvm/main_curr_state_FFD3".Q 
       "dvm/main_curr_state_FFD2".Q "N825"
1--0101 1
-110101 1
.names "dvm/N1718" "dvm/main_curr_state_FFD4".Q "dvm/main_curr_state_FFD2".Q 
       "N_PZ_450" "dvm/N1040"-
0011 1
.names "dvm/N1040" "dvm/N1718" "dvm/shift_curr_state_FFT1".Q 
       "dvm/shift_curr_state_FFT2".Q "dvm/shift_data/N133"
-1-- 1
1-10 1
.names "dvm/main_curr_state_FFD4".Q "dvm/main_curr_state_FFD1".Q 
       "dvm/main_curr_state_FFD3".Q "dvm/main_curr_state_FFD2".Q "dvm/N1718"
001- 1
1100 1
.names "sclk" "dvm/N1040" "dvm/N1718" "dvm/N1007".Q "dvm/N1011".Q "dvm/N374".Q 
       "dvm/N377".Q "dvm/main_curr_state_FFD4".Q "dvm/main_curr_state_FFD2".Q 
       "dvm/N1013".Q "N_PZ_450" "dvm/N1044"
11-0010--0- 1
1-000010101 1
.names "N363".Q "N473".Q "N513".Q "N523".Q "N533".Q "N543".Q "N553".Q "N563".Q 
       "N573".Q "N583".Q "N373".Q "N383".Q "N393".Q "N403".Q "N413".Q "N423".Q 
       "N433".Q "N443".Q "N453".Q "N463".Q "N483".Q "N493".Q "N503".Q 
       "dvm/N1821"-
11111000000000000000000 1
.names "N363".Q "N473".Q "N513".Q "N523".Q "N533".Q "N543".Q "N553".Q "N563".Q 
       "N573".Q "N583".Q "N373".Q "N383".Q "N393".Q "N403".Q "N413".Q "N423".Q 
       "N433".Q "N443".Q "N453".Q "N463".Q "N483".Q "N493".Q "N503".Q 
       "dvm/N1868"-
11101000000000000000000 1
.names "N363".Q "N473".Q "N513".Q "N523".Q "N533".Q "N543".Q "N553".Q "N563".Q 
       "N573".Q "N583".Q "N373".Q "N383".Q "N393".Q "N403".Q "N413".Q "N423".Q 
       "N433".Q "N443".Q "N453".Q "N463".Q "N483".Q "N493".Q "N503".Q 
       "dvm/N1955"-
11110000000000000000000 1
.names "N363".Q "N473".Q "N513".Q "N523".Q "N533".Q "N543".Q "N553".Q "N563".Q 
       "N573".Q "N583".Q "N373".Q "N383".Q "N393".Q "N403".Q "N413".Q "N423".Q 
       "N433".Q "N443".Q "N453".Q "N463".Q "N483".Q "N493".Q "N503".Q 
       "dvm/N2005"-
11100000000000000000000 1
.names "N363".Q "N473".Q "N513".Q "N523".Q "N533".Q "N543".Q "N553".Q "N563".Q 
       "N573".Q "N583".Q "N373".Q "N383".Q "N393".Q "N403".Q "N413".Q "N423".Q 
       "N433".Q "N443".Q "N453".Q "N463".Q "N483".Q "N493".Q "N503".Q 
       "dvm/N2064"-
11111100000000000000000 1
.names "N363".Q "N473".Q "N513".Q "N523".Q "N533".Q "N543".Q "N553".Q "N563".Q 
       "N573".Q "N583".Q "N373".Q "N383".Q "N393".Q "N403".Q "N413".Q "N423".Q 
       "N433".Q "N443".Q "N453".Q "N463".Q "N483".Q "N493".Q "N503".Q 
       "dvm/N2114"-
11101100000000000000000 1
.names "N363".Q "N473".Q "N513".Q "N523".Q "N533".Q "N543".Q "N553".Q "N563".Q 
       "N573".Q "N583".Q "N373".Q "N383".Q "N393".Q "N403".Q "N413".Q "N423".Q 
       "N433".Q "N443".Q "N453".Q "N463".Q "N483".Q "N493".Q "N503".Q 
       "dvm/N2164"-
11110100000000000000000 1
.names "N363".Q "N473".Q "N513".Q "N523".Q "N533".Q "N543".Q "N553".Q "N563".Q 
       "N573".Q "N583".Q "N373".Q "N383".Q "N393".Q "N403".Q "N413".Q "N423".Q 
       "N433".Q "N443".Q "N453".Q "N463".Q "N483".Q "N493".Q "N503".Q 
       "dvm/N2210"-
11100100000000000000000 1
.names "sp_cs1n" "sp_oen" "sp_cs0n" "N813"
-1- 1
1-1 1
.names "dvm/N1007".Q "dvm/N1007".D-
1 1
.names "cclk" "dvm/N1007".CLK-
1 1
.names "dvm/shift_curr_state_FFT1".Q "dvm/shift_curr_state_FFT2".Q 
       "dvm/N1007".AR
00 1
.names "sclk" "dvm/N1007".CE
1 1
.names "cclk" "dvm/N1011".CLK-
1 1
.names "dvm/shift_curr_state_FFT1".Q "dvm/shift_curr_state_FFT2".Q 
       "dvm/N1011".AR
00 1
.names "cclk" "dvm/N1013".CLK-
1 1
.names "dvm/shift_curr_state_FFT1".Q "dvm/shift_curr_state_FFT2".Q 
       "dvm/N1013".AR
00 1
.names "cclk" "dvm/N374".CLK-
1 1
.names "dvm/shift_curr_state_FFT1".Q "dvm/shift_curr_state_FFT2".Q 
       "dvm/N374".AR
00 1
.names "cclk" "dvm/N377".CLK-
1 1
.names "dvm/shift_curr_state_FFT1".Q "dvm/shift_curr_state_FFT2".Q 
       "dvm/N377".AR
00 1
.names "dout" "N624".D
1 1
.names "sclk" "N624".CLK
1 1
.names "dvm/main_curr_state_FFD4".Q "dvm/main_curr_state_FFD1".Q 
       "dvm/main_curr_state_FFD3".Q "dvm/main_curr_state_FFD2".Q "N624".AR
0100 1
.names "dvm/main_curr_state_FFD4".Q "dvm/main_curr_state_FFD1".Q 
       "dvm/main_curr_state_FFD3".Q "dvm/main_curr_state_FFD2".Q "N624".CE
0001 1
.names "N774".Q "N634".D
1 1
.names "sclk" "N634".CLK
1 1
.names "dvm/main_curr_state_FFD4".Q "dvm/main_curr_state_FFD1".Q 
       "dvm/main_curr_state_FFD3".Q "dvm/main_curr_state_FFD2".Q "N634".AR
0100 1
.names "dvm/main_curr_state_FFD4".Q "dvm/main_curr_state_FFD1".Q 
       "dvm/main_curr_state_FFD3".Q "dvm/main_curr_state_FFD2".Q "N634".CE
0001 1
.names "N634".Q "N644".D
1 1
.names "sclk" "N644".CLK
1 1
.names "dvm/main_curr_state_FFD4".Q "dvm/main_curr_state_FFD1".Q 
       "dvm/main_curr_state_FFD3".Q "dvm/main_curr_state_FFD2".Q "N644".AR
0100 1
.names "dvm/main_curr_state_FFD4".Q "dvm/main_curr_state_FFD1".Q 
       "dvm/main_curr_state_FFD3".Q "dvm/main_curr_state_FFD2".Q "N644".CE
0001 1
.names "N644".Q "N654".D
1 1
.names "sclk" "N654".CLK
1 1
.names "dvm/main_curr_state_FFD4".Q "dvm/main_curr_state_FFD1".Q 
       "dvm/main_curr_state_FFD3".Q "dvm/main_curr_state_FFD2".Q "N654".AR
0100 1
.names "dvm/main_curr_state_FFD4".Q "dvm/main_curr_state_FFD1".Q 
       "dvm/main_curr_state_FFD3".Q "dvm/main_curr_state_FFD2".Q "N654".CE
0001 1
.names "N654".Q "N664".D
1 1
.names "sclk" "N664".CLK
1 1
.names "dvm/main_curr_state_FFD4".Q "dvm/main_curr_state_FFD1".Q 
       "dvm/main_curr_state_FFD3".Q "dvm/main_curr_state_FFD2".Q "N664".AR
0100 1
.names "dvm/main_curr_state_FFD4".Q "dvm/main_curr_state_FFD1".Q 
       "dvm/main_curr_state_FFD3".Q "dvm/main_curr_state_FFD2".Q "N664".CE
0001 1
.names "N664".Q "N674".D
1 1