📄 jpegmain.asm
字号:
NOP 3
MVKH .S2 0x1848200,B4 ; |405|
OR .D1 1,A3,A3 ; |404|
STW .D2T1 A3,*B5 ; |404|
LDW .D2T2 *B4,B4 ; |405|
NOP 4
AND .D2 1,B4,B0 ; |405|
[ B0] MVKL .S2 0x1848204,B4 ; |404|
|| [!B0] MVKL .S1 0x1848200,A4 ; |405| (P) <0,0>
[ B0] B .S2 L4 ; |405|
|| [!B0] MVKH .S1 0x1848200,A4 ; |405| (P) <0,1>
[ B0] MVKL .S1 0x1848204,A3 ; |404|
|| [!B0] LDW .D1T1 *A4,A3 ; |405| (P) <0,2> ^
[ B0] MVKH .S1 0x1848204,A3 ; |404|
[ B0] LDW .D1T1 *A3,A3 ; |404|
NOP 2
; BRANCHCC OCCURS {L4} ; |405|
;** --------------------------------------------------------------------------*
MVK .D2 0x1,B0
AND .D1 1,A3,A0 ; |405| (P) <0,7> ^
|| MVKL .S1 0x1848200,A4 ; |405| (P) <1,0>
;*----------------------------------------------------------------------------*
;* SOFTWARE PIPELINE INFORMATION
;*
;* Loop source line : 405
;* Loop closing brace source line : 405
;* Known Minimum Trip Count : 1
;* Known Max Trip Count Factor : 1
;* Loop Carried Dependency Bound(^) : 7
;* Unpartitioned Resource Bound : 2
;* Partitioned Resource Bound(*) : 2
;* Resource Partition:
;* A-side B-side
;* .L units 0 0
;* .S units 2* 1
;* .D units 1 0
;* .M units 0 0
;* .X cross paths 0 0
;* .T address paths 1 0
;* Long read paths 0 0
;* Long write paths 0 0
;* Logical ops (.LS) 0 0 (.L or .S unit)
;* Addition ops (.LSD) 1 1 (.L or .S or .D unit)
;* Bound(.L .S .LS) 1 1
;* Bound(.L .S .D .LS .LSD) 2* 1
;*
;* Searching for software pipeline schedule at ...
;* ii = 7 Schedule found with 3 iterations in parallel
;*
;* Register Usage Table:
;* +-----------------------------------------------------------------+
;* |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
;* |00000000001111111111222222222233|00000000001111111111222222222233|
;* |01234567890123456789012345678901|01234567890123456789012345678901|
;* |--------------------------------+--------------------------------|
;* 0: |* ** |* |
;* 1: | ** |* |
;* 2: | * |* |
;* 3: | * |* |
;* 4: | * |* |
;* 5: | * |* |
;* 6: | * |* |
;* +-----------------------------------------------------------------+
;*
;* Done
;*
;* Loop is interruptible
;* Collapsed epilog stages : 2
;* Prolog not removed
;* Collapsed prolog stages : 0
;*
;* Minimum required memory pad : 0 bytes
;*
;* Minimum safe trip count : 1
;*----------------------------------------------------------------------------*
;* SETUP CODE
;*
;* MVK 0x1,B0
;* ZERO A3
;*
;* SINGLE SCHEDULED ITERATION
;*
;* C51:
;* 0 MVKL .S1 0x1848200,A4 ; |405|
;* 1 MVKH .S1 0x1848200,A4 ; |405|
;* 2 [ B0] LDW .D1T1 *A4,A3 ; |405| ^
;* 3 NOP 4
;* 7 AND .D1 1,A3,A0 ; |405| ^
;* 8 [ A0] ZERO .D2 B0 ; ^
;* 9 [ B0] B .S2 C51 ; |405|
;* 10 NOP 5
;* 15 ; BRANCHCC OCCURS {C51} ; |405|
;*----------------------------------------------------------------------------*
L1: ; PIPED LOOP PROLOG
;** --------------------------------------------------------------------------*
L2: ; PIPED LOOP KERNEL
DW$L$_main$5$B:
[ A0] ZERO .D2 B0 ; <0,8> ^
|| MVKH .S1 0x1848200,A4 ; |405| <1,1>
[ B0] BNOP .S2 L2,4 ; |405| <0,9>
|| [ B0] LDW .D1T1 *A4,A3 ; |405| <1,2> ^
AND .D1 1,A3,A0 ; |405| <1,7> ^
|| MVKL .S1 0x1848200,A4 ; |405| <2,0>
DW$L$_main$5$E:
;** --------------------------------------------------------------------------*
L3: ; PIPED LOOP EPILOG
;** --------------------------------------------------------------------------*
MVKL .S1 0x1848204,A3 ; |404|
MVKH .S1 0x1848204,A3 ; |404|
LDW .D1T1 *A3,A3 ; |404|
NOP 1
MVKL .S2 0x1848204,B4 ; |404|
;** --------------------------------------------------------------------------*
L4:
MVKH .S2 0x1848204,B4 ; |404|
MVKL .S2 0x1848204,B5 ; |405|
OR .D1 1,A3,A3 ; |404|
MVKH .S2 0x1848204,B5 ; |405|
|| STW .D2T1 A3,*B4 ; |404|
LDW .D2T2 *B5,B4 ; |405|
NOP 4
AND .D2 1,B4,B0 ; |405|
[ B0] B .S2 L8 ; |405|
|| [!B0] MVKL .S1 0x1848204,A4 ; |405| (P) <0,0>
[!B0] MVKH .S1 0x1848204,A4 ; |405| (P) <0,1>
[ B0] MVKL .S1 _DAT_open,A3 ; |23|
|| [!B0] LDW .D1T1 *A4,A3 ; |405| (P) <0,2> ^
[ B0] MVKH .S1 _DAT_open,A3 ; |23|
NOP 2
; BRANCHCC OCCURS {L8} ; |405|
;** --------------------------------------------------------------------------*
MVK .D2 0x1,B0
AND .D1 1,A3,A0 ; |405| (P) <0,7> ^
|| MVKL .S1 0x1848204,A4 ; |405| (P) <1,0>
;*----------------------------------------------------------------------------*
;* SOFTWARE PIPELINE INFORMATION
;*
;* Loop source line : 405
;* Loop closing brace source line : 405
;* Known Minimum Trip Count : 1
;* Known Max Trip Count Factor : 1
;* Loop Carried Dependency Bound(^) : 7
;* Unpartitioned Resource Bound : 2
;* Partitioned Resource Bound(*) : 2
;* Resource Partition:
;* A-side B-side
;* .L units 0 0
;* .S units 2* 1
;* .D units 1 0
;* .M units 0 0
;* .X cross paths 0 0
;* .T address paths 1 0
;* Long read paths 0 0
;* Long write paths 0 0
;* Logical ops (.LS) 0 0 (.L or .S unit)
;* Addition ops (.LSD) 1 1 (.L or .S or .D unit)
;* Bound(.L .S .LS) 1 1
;* Bound(.L .S .D .LS .LSD) 2* 1
;*
;* Searching for software pipeline schedule at ...
;* ii = 7 Schedule found with 3 iterations in parallel
;*
;* Register Usage Table:
;* +-----------------------------------------------------------------+
;* |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
;* |00000000001111111111222222222233|00000000001111111111222222222233|
;* |01234567890123456789012345678901|01234567890123456789012345678901|
;* |--------------------------------+--------------------------------|
;* 0: |* ** |* |
;* 1: | ** |* |
;* 2: | * |* |
;* 3: | * |* |
;* 4: | * |* |
;* 5: | * |* |
;* 6: | * |* |
;* +-----------------------------------------------------------------+
;*
;* Done
;*
;* Loop is interruptible
;* Collapsed epilog stages : 2
;* Prolog not removed
;* Collapsed prolog stages : 0
;*
;* Minimum required memory pad : 0 bytes
;*
;* Minimum safe trip count : 1
;*----------------------------------------------------------------------------*
;* SETUP CODE
;*
;* MVK 0x1,B0
;* ZERO A3
;*
;* SINGLE SCHEDULED ITERATION
;*
;* C24:
;* 0 MVKL .S1 0x1848204,A4 ; |405|
;* 1 MVKH .S1 0x1848204,A4 ; |405|
;* 2 [ B0] LDW .D1T1 *A4,A3 ; |405| ^
;* 3 NOP 4
;* 7 AND .D1 1,A3,A0 ; |405| ^
;* 8 [ A0] ZERO .D2 B0 ; ^
;* 9 [ B0] B .S2 C24 ; |405|
;* 10 NOP 5
;* 15 ; BRANCHCC OCCURS {C24} ; |405|
;*----------------------------------------------------------------------------*
L5: ; PIPED LOOP PROLOG
;** --------------------------------------------------------------------------*
L6: ; PIPED LOOP KERNEL
DW$L$_main$11$B:
[ A0] ZERO .D2 B0 ; <0,8> ^
|| MVKH .S1 0x1848204,A4 ; |405| <1,1>
[ B0] BNOP .S2 L6,4 ; |405| <0,9>
|| [ B0] LDW .D1T1 *A4,A3 ; |405| <1,2> ^
AND .D1 1,A3,A0 ; |405| <1,7> ^
|| MVKL .S1 0x1848204,A4 ; |405| <2,0>
DW$L$_main$11$E:
;** --------------------------------------------------------------------------*
L7: ; PIPED LOOP EPILOG
;** --------------------------------------------------------------------------*
MVKL .S1 _DAT_open,A3 ; |23|
MVKH .S1 _DAT_open,A3 ; |23|
NOP 1
;** --------------------------------------------------------------------------*
L8:
CALL .S2X A3 ; |23|
ADDKPC .S2 RL4,B3,1 ; |23|
MVK .D1 0x1,A6 ; |23|
MVK .D2 0x3,B4 ; |23|
ZERO .S1 A4 ; |23|
RL4: ; CALL OCCURS ; |23|
;** --------------------------------------------------------------------------*
MVKL .S1 _ACPY2_6X1X_init,A3 ; |26|
MVKH .S1 _ACPY2_6X1X_init,A3 ; |26|
NOP 1
CALL .S2X A3 ; |26|
ADDKPC .S2 RL5,B3,4 ; |26|
RL5: ; CALL OCCURS ; |26|
MVKL .S2 _DMAN_init,B4 ; |27|
MVKH .S2 _DMAN_init,B4 ; |27|
CALL .S2 B4 ; |27|
ADDKPC .S2 RL6,B3,4 ; |27|
RL6: ; CALL OCCURS ; |27|
MVKL .S1 _DMAN_setup,A3 ; |28|
MVKL .S2 _intHeap,B4 ; |28|
|| MVKH .S1 _DMAN_setup,A3 ; |28|
MVKH .S2 _intHeap,B4 ; |28|
CALL .S2X A3 ; |28|
LDW .D2T1 *B4,A4 ; |28|
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -