aaa3_8.fit.rpt

基于quartus II软件 用verilog 语言描述的38译码器

; Optimize Timing                                                       ; Normal compilation             ; Normal compilation             ;
; Optimize IOC Register Placement for Timing                            ; On                             ; On                             ;
; Limit to One Fitting Attempt                                          ; Off                            ; Off                            ;
; Final Placement Optimizations                                         ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                           ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                         ; 1                              ; 1                              ;
; PCI I/O                                                               ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                 ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                             ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                    ; Off                            ; Off                            ;
; Auto Packed Registers -- Stratix II/II GX/III Cyclone II/III Arria GX ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                     ; On                             ; On                             ;
; Auto Merge PLLs                                                       ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                     ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting        ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance    ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                          ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                           ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                             ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                ; Off                            ; Off                            ;
; Fitter Effort                                                         ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                       ; Normal                         ; Normal                         ;
; Auto Global Clock                                                     ; On                             ; On                             ;
; Auto Global Register Control Signals                                  ; On                             ; On                             ;
; Stop After Congestion Map Generation                                  ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                     ; Off                            ; Off                            ;
+-----------------------------------------------------------------------+--------------------------------+--------------------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/quartus文档/aaa3_8/aaa3_8.pin.


+--------------------------------------------------------------------+
; Fitter Resource Usage Summary                                      ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Total logic elements                        ; 8 / 33,216 ( < 1 % ) ;
;     -- Combinational with no register       ; 8                    ;
;     -- Register only                        ; 0                    ;
;     -- Combinational with a register        ; 0                    ;
;                                             ;                      ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 0                    ;
;     -- 3 input functions                    ; 8                    ;
;     -- <=2 input functions                  ; 0                    ;
;     -- Register only                        ; 0                    ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 8                    ;
;     -- arithmetic mode                      ; 0                    ;
;                                             ;                      ;
; Total registers*                            ; 0 / 34,593 ( 0 % )   ;
;     -- Dedicated logic registers            ; 0 / 33,216 ( 0 % )   ;
;     -- I/O registers                        ; 0 / 1,377 ( 0 % )    ;
;                                             ;                      ;
; Total LABs:  partially or completely used   ; 1 / 2,076 ( < 1 % )  ;
; User inserted logic elements                ; 0                    ;
; Virtual pins                                ; 0                    ;
; I/O pins                                    ; 11 / 475 ( 2 % )     ;
;     -- Clock pins                           ; 2 / 8 ( 25 % )       ;
; Global signals                              ; 0                    ;
; M4Ks                                        ; 0 / 105 ( 0 % )      ;
; Total memory bits                           ; 0 / 483,840 ( 0 % )  ;
; Total RAM block bits                        ; 0 / 483,840 ( 0 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 70 ( 0 % )       ;
; PLLs                                        ; 0 / 4 ( 0 % )        ;
; Global clocks                               ; 0 / 16 ( 0 % )       ;
; Average interconnect usage                  ; 0%                   ;
; Peak interconnect usage                     ; 0%                   ;
; Maximum fan-out node                        ; in[2]                ;
; Maximum fan-out                             ; 8                    ;
; Highest non-global fan-out signal           ; in[2]                ;
; Highest non-global fan-out                  ; 8                    ;
; Total fan-out                               ; 32                   ;
; Average fan-out                             ; 1.45                 ;
+---------------------------------------------+----------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LogicLock Region Resource Usage                                                                                                                                                                                                 ;
+------------------+---------+-------+--------+-------------+---------------------------+---------------+-------+--------------+---------+-----------+-------+--------------+--------------+-------------------+------------------+
; LogicLock Region ; Origin  ; Width ; Height ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; M4Ks  ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins  ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ;
+------------------+---------+-------+--------+-------------+---------------------------+---------------+-------+--------------+---------+-----------+-------+--------------+--------------+-------------------+------------------+
; aaa3_8           ; X27_Y16 ; 1     ; 1      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0 (0) ; 0 (0)        ; 0 (0)   ; 0 (0)     ; 0 (0) ; 0 (0)        ; 0 (0)        ; 0 (0)             ; 0 (0)            ;
+------------------+---------+-------+--------+-------------+---------------------------+---------------+-------+--------------+---------+-----------+-------+--------------+--------------+-------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                  ;
+-------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+-------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+