pll_24m_waveforms.html
来自「FPGA串口界面调试程序,用VHDL语言实现」· HTML 代码 · 共 14 行
HTML
14 行
<html>
<head>
<title>Sample Waveforms for PLL_24M.vhd </title>
</head>
<body>
<h2><CENTER>Sample behavioral waveforms for design file PLL_24M.vhd </CENTER></h2>
<P>The following waveforms show the behavior of altpll megafunction for the chosen set of parameters in design PLL_24M.vhd. The design PLL_24M.vhd has Stratix AUTO pll configured in NORMAL mode The primary clock input to the PLL is INCLK0, with clock period 25000 ps. </P>
<CENTER><img src=PLL_24M_wave0.jpg> </CENTER>
<P><CENTER><FONT size=2>Fig. 1 : Wave showing NORMAL mode operation. </CENTER></P>
<P><FONT size=3></P>
<P></P>
</body>
</html>
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?