_primary.vhd

来自「压缩包内包含了：FPGA设计初级班和提高班培训课堂PPT；实验的源代码；实验指导」· VHDL 代码 · 共 22 行

library verilog;
use verilog.vl_types.all;
entity sram_test is
    port(
        clk             : in     vl_logic;
        rst             : in     vl_logic;
        data1           : inout  vl_logic_vector(7 downto 0);
        addr1           : out    vl_logic_vector(17 downto 0);
        ce1             : out    vl_logic;
        we1             : out    vl_logic;
        oe1             : out    vl_logic;
        data2           : inout  vl_logic_vector(7 downto 0);
        addr2           : out    vl_logic_vector(17 downto 0);
        ce2             : out    vl_logic;
        we2             : out    vl_logic;
        oe2             : out    vl_logic;
        data_in         : in     vl_logic_vector(7 downto 0);
        data_in_en      : in     vl_logic;
        data_out        : out    vl_logic_vector(7 downto 0)
    );
end sram_test;