ram_top.v

来自「压缩包内包含了：FPGA设计初级班和提高班培训课堂PPT；实验的源代码；实验指导」· Verilog 代码 · 共 16 行

`timescale 1ns/1ps
module ram_top;
reg clk,rst;
wire [3:0] q;

always #10 clk=~clk;

initial 
	begin
		clk=0;rst=1;
		#50 rst<=0;
		#50 rst<=1;
	end
										
ram_control ram_control(.clk(clk),.rst(rst),.q(q));
endmodule