📄 fractional_6.mdl
字号:
DstBlock "State"
DstPort 1
}
}
Line {
SrcBlock "Constant"
SrcPort 1
Points [0, 0; 130, 0]
Branch {
DstBlock "Math\nFunction"
DstPort 2
}
Branch {
DstBlock "Relational\nOperator"
DstPort 2
}
}
Line {
Name "carry"
Labels [1, 1]
SrcBlock "Relational\nOperator"
SrcPort 1
DstBlock "Carry"
DstPort 1
}
}
}
Block {
BlockType SubSystem
Name "Accumulator3"
Ports [2, 2]
Position [385, 60, 425, 120]
MinAlgLoopOccurrences off
RTWSystemCode "Auto"
FunctionWithSeparateData off
MaskHideContents off
System {
Name "Accumulator3"
Location [357, 534, 981, 779]
Open off
ModelBrowserVisibility off
ModelBrowserWidth 200
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "usletter"
PaperUnits "inches"
TiledPaperMargins [0.500000, 0.500000, 0.500000, 0.500000]
TiledPageScale 1
ShowPageBoundaries off
ZoomFactor "100"
Block {
BlockType Inport
Name "In"
Position [25, 88, 55, 102]
IconDisplay "Port number"
}
Block {
BlockType Inport
Name "rst"
Position [25, 128, 55, 142]
Port "2"
IconDisplay "Port number"
}
Block {
BlockType Constant
Name "Constant"
Position [105, 151, 125, 169]
Value "1"
VectorParams1D on
SamplingMode "Sample based"
OutDataTypeMode "Inherit from 'Constant value'"
OutDataType "sfix(16)"
ConRadixGroup "Use specified scaling"
OutScaling "2^0"
SampleTime "inf"
FramePeriod "inf"
}
Block {
BlockType Constant
Name "Constant1"
Position [105, 91, 125, 109]
Value "0"
VectorParams1D on
SamplingMode "Sample based"
OutDataTypeMode "Inherit from 'Constant value'"
OutDataType "sfix(16)"
ConRadixGroup "Use specified scaling"
OutScaling "2^0"
SampleTime "inf"
FramePeriod "inf"
}
Block {
BlockType Math
Name "Math\nFunction"
Ports [2, 1]
Position [275, 47, 305, 78]
ShowName off
Operator "mod"
}
Block {
BlockType RelationalOperator
Name "Relational\nOperator"
Position [290, 137, 320, 168]
Port {
PortNumber 1
Name "carry"
RTWStorageClass "Auto"
DataLoggingNameMode "SignalName"
}
}
Block {
BlockType Sum
Name "Sum"
Ports [2, 1]
Position [85, 55, 105, 75]
ShowName off
IconShape "round"
Inputs "|++"
Port {
PortNumber 1
Name "mod_in"
RTWStorageClass "Auto"
DataLoggingNameMode "SignalName"
}
}
Block {
BlockType Switch
Name "Switch1"
Position [210, 40, 240, 70]
Threshold "0.5"
}
Block {
BlockType UnitDelay
Name "Unit Delay"
Position [340, 45, 375, 85]
SampleTime "-1"
Port {
PortNumber 1
Name "state"
RTWStorageClass "Auto"
DataLoggingNameMode "SignalName"
}
}
Block {
BlockType Outport
Name "State"
Position [420, 113, 450, 127]
IconDisplay "Port number"
BusOutputAsStruct off
}
Block {
BlockType Outport
Name "Carry"
Position [415, 148, 445, 162]
Port "2"
IconDisplay "Port number"
BusOutputAsStruct off
}
Line {
Name "carry"
Labels [1, 1]
SrcBlock "Relational\nOperator"
SrcPort 1
DstBlock "Carry"
DstPort 1
}
Line {
SrcBlock "Constant"
SrcPort 1
Points [0, 0; 130, 0]
Branch {
DstBlock "Relational\nOperator"
DstPort 2
}
Branch {
DstBlock "Math\nFunction"
DstPort 2
}
}
Line {
SrcBlock "Math\nFunction"
SrcPort 1
Points [5, 0]
Branch {
Points [0, 55]
DstBlock "State"
DstPort 1
}
Branch {
DstBlock "Unit Delay"
DstPort 1
}
}
Line {
Name "mod_in"
Labels [0, 0]
SrcBlock "Sum"
SrcPort 1
Points [40, 0]
Branch {
Points [0, 80]
DstBlock "Relational\nOperator"
DstPort 1
}
Branch {
DstBlock "Switch1"
DstPort 3
}
}
Line {
Name "state"
Labels [0, 0]
SrcBlock "Unit Delay"
SrcPort 1
Points [15, 0; 0, -35; -340, 0; 0, 35]
DstBlock "Sum"
DstPort 1
}
Line {
SrcBlock "In"
SrcPort 1
Points [35, 0]
DstBlock "Sum"
DstPort 2
}
Line {
SrcBlock "Switch1"
SrcPort 1
DstBlock "Math\nFunction"
DstPort 1
}
Line {
SrcBlock "Constant1"
SrcPort 1
Points [40, 0; 0, -55]
DstBlock "Switch1"
DstPort 1
}
Line {
SrcBlock "rst"
SrcPort 1
Points [125, 0; 0, -80]
DstBlock "Switch1"
DstPort 2
}
}
}
Block {
BlockType Logic
Name "Logical\nOperator"
Ports [1, 1]
Position [90, 174, 120, 206]
Operator "NOT"
}
Block {
BlockType Sum
Name "Sum2"
Ports [4, 1]
Position [605, 74, 625, 346]
ShowName off
Inputs "++++"
}
Block {
BlockType Terminator
Name "T"
Position [445, 65, 465, 85]
}
Block {
BlockType SubSystem
Name "[1 -1]\n"
Ports [1, 1]
Position [495, 225, 585, 265]
TreatAsAtomicUnit on
MinAlgLoopOccurrences off
RTWSystemCode "Auto"
FunctionWithSeparateData off
MaskHideContents off
System {
Name "[1 -1]\n"
Location [90, 181, 515, 401]
Open off
ModelBrowserVisibility off
ModelBrowserWidth 200
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "usletter"
PaperUnits "inches"
TiledPaperMargins [0.500000, 0.500000, 0.500000, 0.500000]
TiledPageScale 1
ShowPageBoundaries off
ZoomFactor "100"
Block {
BlockType Inport
Name "In"
Position [20, 73, 50, 87]
IconDisplay "Port number"
}
Block {
BlockType Sum
Name "Sum"
Ports [2, 1]
Position [295, 20, 325, 50]
ShowName off
IconShape "round"
Inputs "|+-"
}
Block {
BlockType UnitDelay
Name "Unit Delay"
Position [180, 60, 215, 100]
SampleTime "-1"
}
Block {
BlockType Outport
Name "out1"
Position [370, 28, 400, 42]
IconDisplay "Port number"
BusOutputAsStruct off
}
Line {
SrcBlock "In"
SrcPort 1
Points [30, 0]
Branch {
DstBlock "Unit Delay"
DstPort 1
}
Branch {
Points [0, -45]
DstBlock "Sum"
DstPort 1
}
}
Line {
SrcBlock "Unit Delay"
SrcPort 1
Points [90, 0]
DstBlock "Sum"
DstPort 2
}
Line {
SrcBlock "Sum"
SrcPort 1
DstBlock "out1"
DstPort 1
}
}
}
Block {
BlockType SubSystem
Name "[1 -2 1]"
Ports [1, 1]
Position [490, 155, 580, 195]
TreatAsAtomicUnit on
MinAlgLoopOccurrences off
RTWSystemCode "Auto"
FunctionWithSeparateData off
MaskHideContents off
System {
Name "[1 -2 1]"
Location [264, 271, 689, 491]
Open off
ModelBrowserVisibility off
ModelBrowserWidth 200
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "usletter"
PaperUnits "inches"
TiledPaperMargins [0.500000, 0.500000, 0.500000, 0.500000]
TiledPageScale 1
ShowPageBoundaries off
ZoomFactor "100"
Block {
BlockType Inport
Name "In"
Position [15, 48, 45, 62]
IconDisplay "Port number"
}
Block {
BlockType Gain
Name "Gain"
Position [215, 40, 245, 70]
FontName "Helvetica"
Gain "-2"
}
Block {
BlockType Sum
Name "Sum"
Ports [3, 1]
Position [315, 65, 345, 95]
ShowName off
IconShape "round"
Inputs "+++"
}
Block {
BlockType UnitDelay
Name "Unit Delay"
Position [110, 35, 145, 75]
SampleTime "-1"
}
Block {
BlockType UnitDelay
Name "Unit Delay1"
Position [180, 115, 215, 155]
SampleTime "-1"
}
Block {
BlockType Outport
Name "out1"
Position [370, 73, 400, 87]
IconDisplay "Port number"
BusOutputAsStruct off
}
Line {
SrcBlock "Gain"
SrcPort 1
Points [50, 0]
DstBlock "Sum"
DstPort 2
}
Line {
SrcBlock "Unit Delay"
SrcPort 1
Points [5, 0]
Branch {
DstBlock "Gain"
DstPort 1
}
Branch {
Points [0, 80]
DstBlock "Unit Delay1"
DstPort 1
}
}
Line {
SrcBlock "In"
SrcPort 1
Points [25, 0]
Branch {
DstBlock "Unit Delay"
DstPort 1
}
Branch {
Points [0, -35; 255, 0]
DstBlock "Sum"
DstPort 1
}
}
Line {
SrcBlock "Unit Delay1"
SrcPort 1
Points [110, 0]
DstBlock "Sum"
DstPort 3
}
Line {
SrcBlock "Sum"
SrcPort 1
DstBlock "out1"
DstPort 1
}
}
}
Block {
BlockType SubSystem
Name "[1 -3 3 1]"
Ports [1, 1]
Position [490, 85, 580, 125]
TreatAsAtomicUnit on
MinAlgLoopOccurrences off
RTWSystemCode "Auto"
FunctionWithSeparateData off
MaskHideContents off
System {
Name "[1 -3 3 1]"
Location [561, 267, 1280, 603]
Open off
ModelBrowserVisibility off
M⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -