sub_inst.vhd

用VHDL语言实现通用计算器设计

sub_inst : sub PORT MAP(
		dataa	 => dataa_sig,
		datab	 => datab_sig,
		cin	 => cin_sig,
		result	 => result_sig,
		cout	 => cout_sig
	);