seqdet2_pt_v.tcl

状态机实现序列检测VerilogHDL及其仿真

## Copyright (C) 1991-2006 Altera Corporation
## Your use of Altera Corporation's design tools, logic functions 
## and other software and tools, and its AMPP partner logic 
## functions, and any output files any of the foregoing 
## (including device programming or simulation files), and any 
## associated documentation or information are expressly subject 
## to the terms and conditions of the Altera Program License 
## Subscription Agreement, Altera MegaCore Function License 
## Agreement, or other applicable license agreement, including, 
## without limitation, that your use is for the sole purpose of 
## programming logic devices manufactured by Altera and sold by 
## Altera or its authorized distributors.  Please refer to the 
## applicable agreement for further details.

## VENDOR "Altera"
## PROGRAM "Quartus II"
## VERSION "Version 6.0 Build 178 04/27/2006 SJ Full Version"

## DATE "02/22/2009 16:39:17"

## 
## Device: Altera EP1S10F484C5 Package FBGA484
## 

## 
## This Tcl script should be used for PrimeTime (Verilog) only
## 

## This file can be sourced in primetime

set report_default_significant_digits 3
set hierarchy_separator .

set quartus_root "d:/alter/quartusii/"
set search_path [list . [format "%s%s" $quartus_root "eda/synopsys/primetime/lib"]  ]

set link_path [list *  stratix_asynch_io_lib.db stratix_io_register_lib.db  stratix_lvds_receiver_lib.db  stratix_asynch_lcell_lib.db stratix_lvds_transmitter_lib.db  stratix_core_mem_lib.db stratix_lcell_register_lib.db  stratix_mac_out_internal_lib.db stratix_mac_mult_internal_lib.db  stratix_mac_register_lib.db stratix_memory_register_lib.db  stratix_pll_lib.db  stratix_crcblock_lib.db  stratix_jtag_lib.db stratix_rublock_lib.db  stratix_dll_lib.db  alt_vtl.db]

read_verilog  stratix_all_pt.v 

##########################
## DESIGN ENTRY SECTION ##
##########################

read_verilog  seqdet2.vo
current_design seqdet2
link
## Set variable timing_propagate_single_condition_min_slew to false only for versions 2004.06 and earlier
regexp {([1-9][0-9][0-9][0-9]\.[0-9][0-9])} $sh_product_version dummy version
if { [string compare "2004.06" $version ] != -1 } {
   set timing_propagate_single_condition_min_slew false
}
set_operating_conditions -analysis_type single
read_sdf seqdet2_v.sdo

################################
## TIMING CONSTRAINTS SECTION ##
################################


## Start clock definition ##
# WARNING:  The required clock period is not set. The default value (100 ns) is used. 
create_clock -period 100.000 -waveform {0.000 50.000} [get_ports { clk } ] -name clk  

set_propagated_clock [all_clocks]
## End clock definition ##

## Start create collections ##
## End create collections ##

## Start global settings ##
## End global settings ##

## Start collection commands definition ##

## End collection commands definition ##

## Start individual pin commands definition ##
## End individual pin commands definition ##

## Start Output pin capacitance definition ##
# Warning:  Using default load capacitance for LVTTL output port.
set_load -pin_load 10 [get_ports { z } ]
## End Output pin capacitance definition ##

## Start clock uncertainty definition ##
## End clock uncertainty definition ##

## Start Multicycle and Cut Path definition ##
## End Multicycle and Cut Path definition ##

## Destroy Collections ##

update_timing