⭐ 欢迎来到虫虫下载站！ | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站
📤 上传资源

📄 c_a.vo

📁 GPS中C/A码产生简单的Verilog逻辑产生
💻 VO
📖 第 1 页 / 共 4 页
字号:
🔍
1234 
	.cout1(),
	.pathsel(11'b00000001100),
	.enable_asynch_arcs(lcell_ff_enable_asynch_arcs_out));
// synopsys translate_off
// defparam \Q1[10]~reg0_I .lut_mask = "F0FF";
// defparam \Q1[10]~reg0_I .operation_mode = "normal";
// defparam \Q1[10]~reg0_I .output_mode = "reg_only";
// defparam \Q1[10]~reg0_I .register_cascade_mode = "off";
// defparam \Q1[10]~reg0_I .sum_lutc_input = "datac";
// defparam \Q1[10]~reg0_I .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X52_Y7_N1
stratix_lcell \Q1[1]~reg0_I (
// Equation(s):
// \Q1[1]~reg0  = DFFEAS(\Q1[10]~reg0  $ \Q1[3]~reg0  $ A1L8Q $ \Q1[4]~reg0 , GLOBAL(\clk~combout ), VCC, , , VCC, , , !\clr~combout )

	.clk(\clk~combout ),
	.dataa(\Q1[10]~reg0 ),
	.datab(\Q1[3]~reg0 ),
	.datac(vcc),
	.datad(\Q1[4]~reg0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ALT_INV_clr~combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100100011001),
	.combout(),
	.regout(\Q1[1]~reg0 ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000101011),
	.enable_asynch_arcs(lcell_ff_enable_asynch_arcs_out));
// synopsys translate_off
// defparam \Q1[1]~reg0_I .lut_mask = "6996";
// defparam \Q1[1]~reg0_I .operation_mode = "normal";
// defparam \Q1[1]~reg0_I .output_mode = "reg_only";
// defparam \Q1[1]~reg0_I .register_cascade_mode = "off";
// defparam \Q1[1]~reg0_I .sum_lutc_input = "qfbk";
// defparam \Q1[1]~reg0_I .synch_mode = "on";
// synopsys translate_on

// atom is at LC_X52_Y10_N3
stratix_lcell \Q2[2]~reg0_I (
// Equation(s):
// \Q2[2]~reg0  = DFFEAS(\Q2[1]~reg0  # !\clr~combout , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Q2[1]~reg0 ),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\Q2[2]~reg0 ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100),
	.enable_asynch_arcs(lcell_ff_enable_asynch_arcs_out));
// synopsys translate_off
// defparam \Q2[2]~reg0_I .lut_mask = "F0FF";
// defparam \Q2[2]~reg0_I .operation_mode = "normal";
// defparam \Q2[2]~reg0_I .output_mode = "reg_only";
// defparam \Q2[2]~reg0_I .register_cascade_mode = "off";
// defparam \Q2[2]~reg0_I .sum_lutc_input = "datac";
// defparam \Q2[2]~reg0_I .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X52_Y10_N9
stratix_lcell \Q2[3]~reg0_I (
// Equation(s):
// \Q2[3]~reg0  = DFFEAS(\Q2[2]~reg0  # !\clr~combout , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Q2[2]~reg0 ),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\Q2[3]~reg0 ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100),
	.enable_asynch_arcs(lcell_ff_enable_asynch_arcs_out));
// synopsys translate_off
// defparam \Q2[3]~reg0_I .lut_mask = "F0FF";
// defparam \Q2[3]~reg0_I .operation_mode = "normal";
// defparam \Q2[3]~reg0_I .output_mode = "reg_only";
// defparam \Q2[3]~reg0_I .register_cascade_mode = "off";
// defparam \Q2[3]~reg0_I .sum_lutc_input = "datac";
// defparam \Q2[3]~reg0_I .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X51_Y10_N2
stratix_lcell \Q2[4]~reg0_I (
// Equation(s):
// \Q2[4]~reg0  = DFFEAS(\Q2[3]~reg0  # !\clr~combout , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Q2[3]~reg0 ),
	.datac(vcc),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\Q2[4]~reg0 ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010),
	.enable_asynch_arcs(lcell_ff_enable_asynch_arcs_out));
// synopsys translate_off
// defparam \Q2[4]~reg0_I .lut_mask = "CCFF";
// defparam \Q2[4]~reg0_I .operation_mode = "normal";
// defparam \Q2[4]~reg0_I .output_mode = "reg_only";
// defparam \Q2[4]~reg0_I .register_cascade_mode = "off";
// defparam \Q2[4]~reg0_I .sum_lutc_input = "datac";
// defparam \Q2[4]~reg0_I .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X52_Y10_N0
stratix_lcell \Q2[5]~reg0_I (
// Equation(s):
// \Q2[5]~reg0  = DFFEAS(\Q2[4]~reg0  # !\clr~combout , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Q2[4]~reg0 ),
	.datac(vcc),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\Q2[5]~reg0 ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010),
	.enable_asynch_arcs(lcell_ff_enable_asynch_arcs_out));
// synopsys translate_off
// defparam \Q2[5]~reg0_I .lut_mask = "CCFF";
// defparam \Q2[5]~reg0_I .operation_mode = "normal";
// defparam \Q2[5]~reg0_I .output_mode = "reg_only";
// defparam \Q2[5]~reg0_I .register_cascade_mode = "off";
// defparam \Q2[5]~reg0_I .sum_lutc_input = "datac";
// defparam \Q2[5]~reg0_I .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X52_Y10_N1
stratix_lcell \Q2[6]~reg0_I (
// Equation(s):
// \Q2[6]~reg0  = DFFEAS(\Q2[5]~reg0  # !\clr~combout , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Q2[5]~reg0 ),
	.datac(vcc),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\Q2[6]~reg0 ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010),
	.enable_asynch_arcs(lcell_ff_enable_asynch_arcs_out));
// synopsys translate_off
// defparam \Q2[6]~reg0_I .lut_mask = "CCFF";
// defparam \Q2[6]~reg0_I .operation_mode = "normal";
// defparam \Q2[6]~reg0_I .output_mode = "reg_only";
// defparam \Q2[6]~reg0_I .register_cascade_mode = "off";
// defparam \Q2[6]~reg0_I .sum_lutc_input = "datac";
// defparam \Q2[6]~reg0_I .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X52_Y10_N6
stratix_lcell \Q2[7]~reg0_I (
// Equation(s):
// \Q2[7]~reg0  = DFFEAS(\Q2[6]~reg0  # !\clr~combout , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Q2[6]~reg0 ),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\Q2[7]~reg0 ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100),
	.enable_asynch_arcs(lcell_ff_enable_asynch_arcs_out));
// synopsys translate_off
// defparam \Q2[7]~reg0_I .lut_mask = "F0FF";
// defparam \Q2[7]~reg0_I .operation_mode = "normal";
// defparam \Q2[7]~reg0_I .output_mode = "reg_only";
// defparam \Q2[7]~reg0_I .register_cascade_mode = "off";
// defparam \Q2[7]~reg0_I .sum_lutc_input = "datac";
// defparam \Q2[7]~reg0_I .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X52_Y10_N7
stratix_lcell \Q2[8]~reg0_I (
// Equation(s):
// \Q2[8]~reg0  = DFFEAS(\Q2[7]~reg0  # !\clr~combout , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Q2[7]~reg0 ),
	.datac(vcc),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\Q2[8]~reg0 ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001010),
	.enable_asynch_arcs(lcell_ff_enable_asynch_arcs_out));
// synopsys translate_off
// defparam \Q2[8]~reg0_I .lut_mask = "CCFF";
// defparam \Q2[8]~reg0_I .operation_mode = "normal";
// defparam \Q2[8]~reg0_I .output_mode = "reg_only";
// defparam \Q2[8]~reg0_I .register_cascade_mode = "off";
// defparam \Q2[8]~reg0_I .sum_lutc_input = "datac";
// defparam \Q2[8]~reg0_I .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X52_Y10_N8
stratix_lcell \Q2[9]~reg0_I (
// Equation(s):
// \Q2[9]~reg0  = DFFEAS(\Q2[8]~reg0  # !\clr~combout , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Q2[8]~reg0 ),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\Q2[9]~reg0 ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100),
	.enable_asynch_arcs(lcell_ff_enable_asynch_arcs_out));
// synopsys translate_off
// defparam \Q2[9]~reg0_I .lut_mask = "F0FF";
// defparam \Q2[9]~reg0_I .operation_mode = "normal";
// defparam \Q2[9]~reg0_I .output_mode = "reg_only";
// defparam \Q2[9]~reg0_I .register_cascade_mode = "off";
// defparam \Q2[9]~reg0_I .sum_lutc_input = "datac";
// defparam \Q2[9]~reg0_I .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X52_Y10_N2
stratix_lcell \Q2[10]~reg0_I (
// Equation(s):
// \Q2[10]~reg0  = DFFEAS(\Q2[9]~reg0  # !\clr~combout , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Q2[9]~reg0 ),
	.datad(\clr~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\Q2[10]~reg0 ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100),
	.enable_asynch_arcs(lcell_ff_enable_asynch_arcs_out));
// synopsys translate_off
// defparam \Q2[10]~reg0_I .lut_mask = "F0FF";
// defparam \Q2[10]~reg0_I .operation_mode = "normal";
// defparam \Q2[10]~reg0_I .output_mode = "reg_only";
// defparam \Q2[10]~reg0_I .register_cascade_mode = "off";
// defparam \Q2[10]~reg0_I .sum_lutc_input = "datac";
// defparam \Q2[10]~reg0_I .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X52_Y10_N4
stratix_lcell \Q2~173_I (
// Equation(s):
// \Q2~173  = \Q2[2]~reg0  $ \Q2[5]~reg0  $ \Q2[6]~reg0  $ \Q2[7]~reg0 

	.clk(gnd),
	.dataa(\Q2[2]~reg0 ),
	.datab(\Q2[5]~reg0 ),
	.datac(\Q2[6]~reg0 ),
	.datad(\Q2[7]~reg0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\Q2~173 ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111),
	.enable_asynch_arcs(lcell_ff_enable_asynch_arcs_out));
// synopsys translate_off
// defparam \Q2~173_I .lut_mask = "6996";
// defparam \Q2~173_I .operation_mode = "normal";
// defparam \Q2~173_I .output_mode = "comb_only";
// defparam \Q2~173_I .register_cascade_mode = "off";
// defparam \Q2~173_I .sum_lutc_input = "datac";
// defparam \Q2~173_I .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X52_Y10_N5
stratix_lcell \Q2[1]~reg0_I (
// Equation(s):
// \Q2[1]~reg0  = DFFEAS(\Q2[10]~reg0  $ \Q2[8]~reg0  $ \Q2~173  # !\clr~combout , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Q2[10]~reg0 ),
	.datab(\clr~combout ),
	.datac(\Q2[8]~reg0 ),
	.datad(\Q2~173 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\Q2[1]~reg0 ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111),
	.enable_asynch_arcs(lcell_ff_enable_asynch_arcs_out));
// synopsys translate_off
// defparam \Q2[1]~reg0_I .lut_mask = "B77B";
// defparam \Q2[1]~reg0_I .operation_mode = "normal";
// defparam \Q2[1]~reg0_I .output_mode = "reg_only";
// defparam \Q2[1]~reg0_I .register_cascade_mode = "off";
// defparam \Q2[1]~reg0_I .sum_lutc_input = "datac";
// defparam \Q2[1]~reg0_I .synch_mode = "off";
// synopsys translate_on

// atom is at LC_X51_Y10_N5
stratix_lcell \G1~reg0_I (
// Equation(s):
// \G1~reg0  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \clr~combout , \Q1[9]~reg0 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Q1[9]~reg0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\clr~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0100001011001),
	.combout(),
	.regout(\G1~reg0 ),
	.cout(),
	.cout0(),
	.cout1(),
1234

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -