test.vhd

This is LCD controler write in vhdl. Use HD44350A01 controler lcd

--------------------------------------------------------------------------------
-- Company: 
-- Engineer:
--
-- Create Date:   01:22:17 01/16/2006
-- Design Name:   lcdtest
-- Module Name:   test.vhd
-- Project Name:  lcd
-- Target Device:  
-- Tool versions:  
-- Description:   
-- 
-- VHDL Test Bench Created by ISE for module: lcdtest
--
-- Dependencies:
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
-- Notes: 
-- This testbench has been automatically generated using types std_logic and
-- std_logic_vector for the ports of the unit under test.  Xilinx recommends 
-- that these types always be used for the top-level I/O of a design in order 
-- to guarantee that the testbench will bind correctly to the post-implementation 
-- simulation model.
--------------------------------------------------------------------------------
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.all;
USE ieee.numeric_std.ALL;

ENTITY test_vhd IS
END test_vhd;

ARCHITECTURE behavior OF test_vhd IS 

	-- Component Declaration for the Unit Under Test (UUT)
	COMPONENT lcdtest
	PORT(
		clk : IN std_logic;          
		E_LCD : OUT std_logic;
		DC_LCD : OUT std_logic;
		D_LCD : OUT std_logic_vector(7 downto 0)
		);
	END COMPONENT;

	--Inputs
	SIGNAL clk :  std_logic := '0';

	--Outputs
	SIGNAL E_LCD :  std_logic;
	SIGNAL DC_LCD :  std_logic;
	SIGNAL D_LCD :  std_logic_vector(7 downto 0);

BEGIN

	-- Instantiate the Unit Under Test (UUT)
	uut: lcdtest PORT MAP(
		clk => clk,
		E_LCD => E_LCD,
		DC_LCD => DC_LCD,
		D_LCD => D_LCD
	);

tb : PROCESS
	
     begin
		CLK  <= '1'; wait for 20 ns;
		CLK  <= '0'; wait for 20 ns;
	  END PROCESS;
END;