📄 disturb.map.qmsg
字号:
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" { } { } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 17 19:52:31 2008 " "Info: Processing started: Wed Dec 17 19:52:31 2008" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Disturb -c Disturb " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Disturb -c Disturb" { } { } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Dif.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Dif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dif-behave " "Info: Found design unit 1: Dif-behave" { } { { "Dif.vhd" "" { Text "C:/Documents and Settings/doctor shi/桌面/Disturb/Dif.vhd" 8 -1 0 } } } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Dif " "Info: Found entity 1: Dif" { } { { "Dif.vhd" "" { Text "C:/Documents and Settings/doctor shi/桌面/Disturb/Dif.vhd" 3 -1 0 } } } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} } { } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Disturb.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Disturb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Disturb " "Info: Found entity 1: Disturb" { } { { "Disturb.bdf" "" { Schematic "C:/Documents and Settings/doctor shi/桌面/Disturb/Disturb.bdf" { } } } } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} } { } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Disturb " "Info: Elaborating entity \"Disturb\" for the top level hierarchy" { } { } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dif Dif:D4 " "Info: Elaborating entity \"Dif\" for hierarchy \"Dif:D4\"" { } { { "Disturb.bdf" "D4" { Schematic "C:/Documents and Settings/doctor shi/桌面/Disturb/Disturb.bdf" { { 96 720 816 192 "D4" "" } } } } } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp Dif.vhd(16) " "Warning (10492): VHDL Process Statement warning at Dif.vhd(16): signal \"tp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" { } { { "Dif.vhd" "" { Text "C:/Documents and Settings/doctor shi/桌面/Disturb/Dif.vhd" 16 0 0 } } } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "Dif:D0\|tp Dif:D5\|tp " "Info: Duplicate register \"Dif:D0\|tp\" merged to single register \"Dif:D5\|tp\"" { } { { "Dif.vhd" "" { Text "C:/Documents and Settings/doctor shi/桌面/Disturb/Dif.vhd" 13 -1 0 } } } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Dif:D1\|tp Dif:D6\|tp " "Info: Duplicate register \"Dif:D1\|tp\" merged to single register \"Dif:D6\|tp\"" { } { { "Dif.vhd" "" { Text "C:/Documents and Settings/doctor shi/桌面/Disturb/Dif.vhd" 13 -1 0 } } } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Dif:D2\|tp Dif:D7\|tp " "Info: Duplicate register \"Dif:D2\|tp\" merged to single register \"Dif:D7\|tp\"" { } { { "Dif.vhd" "" { Text "C:/Documents and Settings/doctor shi/桌面/Disturb/Dif.vhd" 13 -1 0 } } } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Dif:D3\|tp Dif:D8\|tp " "Info: Duplicate register \"Dif:D3\|tp\" merged to single register \"Dif:D8\|tp\"" { } { { "Dif.vhd" "" { Text "C:/Documents and Settings/doctor shi/桌面/Disturb/Dif.vhd" 13 -1 0 } } } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Dif:D4\|tp Dif:D9\|tp " "Info: Duplicate register \"Dif:D4\|tp\" merged to single register \"Dif:D9\|tp\"" { } { { "Dif.vhd" "" { Text "C:/Documents and Settings/doctor shi/桌面/Disturb/Dif.vhd" 13 -1 0 } } } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} } { } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Info: Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" { } { } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" { } { } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Info: Implemented 6 logic cells" { } { } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} } { } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1 Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "150 " "Info: Allocated 150 megabytes of memory during processing" { } { } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 17 19:52:34 2008 " "Info: Processing ended: Wed Dec 17 19:52:34 2008" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -