_primary.vhd

来自「SOPC Builder创建的CPU」· VHDL 代码 · 共 7 行

library verilog;
use verilog.vl_types.all;
entity latch_rp is
    // This module cannot be connected to from
    // VHDL because it has unnamed ports.
end latch_rp;