📄 data_read_controller.v
字号:
wire [3:0]fifo_60_rd_addr;
wire [3:0]fifo_61_rd_addr;
wire [3:0]fifo_70_rd_addr;
wire [3:0]fifo_71_rd_addr;
wire [3:0]fifo_80_rd_addr;
wire [3:0]fifo_81_rd_addr;
wire [3:0]fifo_90_rd_addr;
wire [3:0]fifo_91_rd_addr;
wire [3:0]fifo_100_rd_addr;
wire [3:0]fifo_101_rd_addr;
wire [3:0]fifo_110_rd_addr;
wire [3:0]fifo_111_rd_addr;
wire [3:0]fifo_120_rd_addr;
wire [3:0]fifo_121_rd_addr;
wire [3:0]fifo_130_rd_addr;
wire [3:0]fifo_131_rd_addr;
wire [3:0]fifo_140_rd_addr;
wire [3:0]fifo_141_rd_addr;
wire [3:0]fifo_150_rd_addr;
wire [3:0]fifo_151_rd_addr;
wire [3:0]fifo_160_rd_addr;
wire [3:0]fifo_161_rd_addr;
wire [3:0]fifo_170_rd_addr;
wire [3:0]fifo_171_rd_addr;
reg [3:0]fifo_00_wr_addr_d;
reg [3:0]fifo_00_wr_addr_2d;
reg [3:0]fifo_01_wr_addr_d;
reg [3:0]fifo_01_wr_addr_2d;
assign fifo_00_wr_addr_val = fifo_00_wr_addr;
assign fifo_01_wr_addr_val = fifo_01_wr_addr;
assign fifo_10_wr_addr_val = fifo_10_wr_addr;
assign fifo_11_wr_addr_val = fifo_11_wr_addr;
assign fifo_20_wr_addr_val = fifo_20_wr_addr;
assign fifo_21_wr_addr_val = fifo_21_wr_addr;
assign fifo_30_wr_addr_val = fifo_30_wr_addr;
assign fifo_31_wr_addr_val = fifo_31_wr_addr;
assign fifo_40_wr_addr_val = fifo_40_wr_addr;
assign fifo_41_wr_addr_val = fifo_41_wr_addr;
assign fifo_50_wr_addr_val = fifo_50_wr_addr;
assign fifo_51_wr_addr_val = fifo_51_wr_addr;
assign fifo_60_wr_addr_val = fifo_60_wr_addr;
assign fifo_61_wr_addr_val = fifo_61_wr_addr;
assign fifo_70_wr_addr_val = fifo_70_wr_addr;
assign fifo_71_wr_addr_val = fifo_71_wr_addr;
assign fifo_80_wr_addr_val = fifo_80_wr_addr;
assign fifo_81_wr_addr_val = fifo_81_wr_addr;
assign fifo_90_wr_addr_val = fifo_90_wr_addr;
assign fifo_91_wr_addr_val = fifo_91_wr_addr;
assign fifo_100_wr_addr_val = fifo_100_wr_addr;
assign fifo_101_wr_addr_val = fifo_101_wr_addr;
assign fifo_110_wr_addr_val = fifo_110_wr_addr;
assign fifo_111_wr_addr_val = fifo_111_wr_addr;
assign fifo_120_wr_addr_val = fifo_120_wr_addr;
assign fifo_121_wr_addr_val = fifo_121_wr_addr;
assign fifo_130_wr_addr_val = fifo_130_wr_addr;
assign fifo_131_wr_addr_val = fifo_131_wr_addr;
assign fifo_140_wr_addr_val = fifo_140_wr_addr;
assign fifo_141_wr_addr_val = fifo_141_wr_addr;
assign fifo_150_wr_addr_val = fifo_150_wr_addr;
assign fifo_151_wr_addr_val = fifo_151_wr_addr;
assign fifo_160_wr_addr_val = fifo_160_wr_addr;
assign fifo_161_wr_addr_val = fifo_161_wr_addr;
assign fifo_170_wr_addr_val = fifo_170_wr_addr;
assign fifo_171_wr_addr_val = fifo_171_wr_addr;
assign fifo_00_wr_en_val = fifo_00_wr_en;
assign fifo_10_wr_en_val = fifo_10_wr_en;
assign fifo_20_wr_en_val = fifo_20_wr_en;
assign fifo_30_wr_en_val = fifo_30_wr_en;
assign fifo_40_wr_en_val = fifo_40_wr_en;
assign fifo_50_wr_en_val = fifo_50_wr_en;
assign fifo_60_wr_en_val = fifo_60_wr_en;
assign fifo_70_wr_en_val = fifo_70_wr_en;
assign fifo_80_wr_en_val = fifo_80_wr_en;
assign fifo_90_wr_en_val = fifo_90_wr_en;
assign fifo_100_wr_en_val = fifo_100_wr_en;
assign fifo_110_wr_en_val = fifo_110_wr_en;
assign fifo_120_wr_en_val = fifo_120_wr_en;
assign fifo_130_wr_en_val = fifo_130_wr_en;
assign fifo_140_wr_en_val = fifo_140_wr_en;
assign fifo_150_wr_en_val = fifo_150_wr_en;
assign fifo_160_wr_en_val = fifo_160_wr_en;
assign fifo_170_wr_en_val = fifo_170_wr_en;
assign fifo_01_wr_en_val = fifo_01_wr_en;
assign fifo_11_wr_en_val = fifo_11_wr_en;
assign fifo_21_wr_en_val = fifo_21_wr_en;
assign fifo_31_wr_en_val = fifo_31_wr_en;
assign fifo_41_wr_en_val = fifo_41_wr_en;
assign fifo_51_wr_en_val = fifo_51_wr_en;
assign fifo_61_wr_en_val = fifo_61_wr_en;
assign fifo_71_wr_en_val = fifo_71_wr_en;
assign fifo_81_wr_en_val = fifo_81_wr_en;
assign fifo_91_wr_en_val = fifo_91_wr_en;
assign fifo_101_wr_en_val = fifo_101_wr_en;
assign fifo_111_wr_en_val = fifo_111_wr_en;
assign fifo_121_wr_en_val = fifo_121_wr_en;
assign fifo_131_wr_en_val = fifo_131_wr_en;
assign fifo_141_wr_en_val = fifo_141_wr_en;
assign fifo_151_wr_en_val = fifo_151_wr_en;
assign fifo_161_wr_en_val = fifo_161_wr_en;
assign fifo_171_wr_en_val = fifo_171_wr_en;
assign dqs0_delayed_col1_val = dqs0_delayed_col1;
assign dqs1_delayed_col1_val = dqs1_delayed_col1;
assign dqs2_delayed_col1_val = dqs2_delayed_col1;
assign dqs3_delayed_col1_val = dqs3_delayed_col1;
assign dqs4_delayed_col1_val = dqs4_delayed_col1;
assign dqs5_delayed_col1_val = dqs5_delayed_col1;
assign dqs6_delayed_col1_val = dqs6_delayed_col1;
assign dqs7_delayed_col1_val = dqs7_delayed_col1;
assign dqs8_delayed_col1_val = dqs8_delayed_col1;
assign dqs9_delayed_col1_val = dqs9_delayed_col1;
assign dqs10_delayed_col1_val = dqs10_delayed_col1;
assign dqs11_delayed_col1_val = dqs11_delayed_col1;
assign dqs12_delayed_col1_val = dqs12_delayed_col1;
assign dqs13_delayed_col1_val = dqs13_delayed_col1;
assign dqs14_delayed_col1_val = dqs14_delayed_col1;
assign dqs15_delayed_col1_val = dqs15_delayed_col1;
assign dqs16_delayed_col1_val = dqs16_delayed_col1;
assign dqs17_delayed_col1_val = dqs17_delayed_col1;
assign dqs0_delayed_col0_n_val =dqs0_delayed_col0_n;
assign dqs1_delayed_col0_n_val =dqs1_delayed_col0_n;
assign dqs2_delayed_col0_n_val =dqs2_delayed_col0_n;
assign dqs3_delayed_col0_n_val =dqs3_delayed_col0_n;
assign dqs4_delayed_col0_n_val =dqs4_delayed_col0_n;
assign dqs5_delayed_col0_n_val =dqs5_delayed_col0_n;
assign dqs6_delayed_col0_n_val =dqs6_delayed_col0_n;
assign dqs7_delayed_col0_n_val =dqs7_delayed_col0_n;
assign dqs8_delayed_col0_n_val =dqs8_delayed_col0_n;
assign dqs9_delayed_col0_n_val =dqs9_delayed_col0_n;
assign dqs10_delayed_col0_n_val =dqs10_delayed_col0_n;
assign dqs11_delayed_col0_n_val =dqs11_delayed_col0_n;
assign dqs12_delayed_col0_n_val =dqs12_delayed_col0_n;
assign dqs13_delayed_col0_n_val =dqs13_delayed_col0_n;
assign dqs14_delayed_col0_n_val =dqs14_delayed_col0_n;
assign dqs15_delayed_col0_n_val =dqs15_delayed_col0_n;
assign dqs16_delayed_col0_n_val =dqs16_delayed_col0_n;
assign dqs17_delayed_col0_n_val =dqs17_delayed_col0_n;
///////////////////////////////////////////////////////////////////////////
assign dqs0_delayed_col0 = dqs_delayed_col0[0];
assign dqs1_delayed_col0 = dqs_delayed_col0[1];
assign dqs2_delayed_col0 = dqs_delayed_col0[2];
assign dqs3_delayed_col0 = dqs_delayed_col0[3];
assign dqs4_delayed_col0 = dqs_delayed_col0[4];
assign dqs5_delayed_col0 = dqs_delayed_col0[5];
assign dqs6_delayed_col0 = dqs_delayed_col0[6];
assign dqs7_delayed_col0 = dqs_delayed_col0[7];
assign dqs8_delayed_col0 = dqs_delayed_col0[8];
assign dqs9_delayed_col0 = dqs_delayed_col0[9];
assign dqs10_delayed_col0 = dqs_delayed_col0[10];
assign dqs11_delayed_col0 = dqs_delayed_col0[11];
assign dqs12_delayed_col0 = dqs_delayed_col0[12];
assign dqs13_delayed_col0 = dqs_delayed_col0[13];
assign dqs14_delayed_col0 = dqs_delayed_col0[14];
assign dqs15_delayed_col0 = dqs_delayed_col0[15];
assign dqs16_delayed_col0 = dqs_delayed_col0[16];
assign dqs17_delayed_col0 = dqs_delayed_col0[17];
assign dqs0_delayed_col1 = dqs_delayed_col1[0];
assign dqs1_delayed_col1 = dqs_delayed_col1[1];
assign dqs2_delayed_col1 = dqs_delayed_col1[2];
assign dqs3_delayed_col1 = dqs_delayed_col1[3];
assign dqs4_delayed_col1 = dqs_delayed_col1[4];
assign dqs5_delayed_col1 = dqs_delayed_col1[5];
assign dqs6_delayed_col1 = dqs_delayed_col1[6];
assign dqs7_delayed_col1 = dqs_delayed_col1[7];
assign dqs8_delayed_col1 = dqs_delayed_col1[8];
assign dqs9_delayed_col1 = dqs_delayed_col1[9];
assign dqs10_delayed_col1 = dqs_delayed_col1[10];
assign dqs11_delayed_col1 = dqs_delayed_col1[11];
assign dqs12_delayed_col1 = dqs_delayed_col1[12];
assign dqs13_delayed_col1 = dqs_delayed_col1[13];
assign dqs14_delayed_col1 = dqs_delayed_col1[14];
assign dqs15_delayed_col1 = dqs_delayed_col1[15];
assign dqs16_delayed_col1 = dqs_delayed_col1[16];
assign dqs17_delayed_col1 = dqs_delayed_col1[17];
// dqsx_delayed_col0 negated signals
assign dqs0_delayed_col0_n = ~ dqs0_delayed_col0;
assign dqs1_delayed_col0_n = ~ dqs1_delayed_col0;
assign dqs2_delayed_col0_n = ~ dqs2_delayed_col0;
assign dqs3_delayed_col0_n = ~ dqs3_delayed_col0;
assign dqs4_delayed_col0_n = ~ dqs4_delayed_col0;
assign dqs5_delayed_col0_n = ~ dqs5_delayed_col0;
assign dqs6_delayed_col0_n = ~ dqs6_delayed_col0;
assign dqs7_delayed_col0_n = ~ dqs7_delayed_col0;
assign dqs8_delayed_col0_n = ~ dqs8_delayed_col0;
assign dqs9_delayed_col0_n = ~ dqs8_delayed_col0;
assign dqs10_delayed_col0_n = ~ dqs10_delayed_col0;
assign dqs11_delayed_col0_n = ~ dqs11_delayed_col0;
assign dqs12_delayed_col0_n = ~ dqs12_delayed_col0;
assign dqs13_delayed_col0_n = ~ dqs13_delayed_col0;
assign dqs14_delayed_col0_n = ~ dqs14_delayed_col0;
assign dqs15_delayed_col0_n = ~ dqs15_delayed_col0;
assign dqs16_delayed_col0_n = ~ dqs16_delayed_col0;
assign dqs17_delayed_col0_n = ~ dqs17_delayed_col0;
// dqsx_delayed_col1 negated signals
assign dqs0_delayed_col1_n = ~ dqs0_delayed_col1;
assign dqs1_delayed_col1_n = ~ dqs1_delayed_col1;
assign dqs2_delayed_col1_n = ~ dqs2_delayed_col1;
assign dqs3_delayed_col1_n = ~ dqs3_delayed_col1;
assign dqs4_delayed_col1_n = ~ dqs4_delayed_col1;
assign dqs5_delayed_col1_n = ~ dqs5_delayed_col1;
assign dqs6_delayed_col1_n = ~ dqs6_delayed_col1;
assign dqs7_delayed_col1_n = ~ dqs7_delayed_col1;
assign dqs8_delayed_col1_n = ~ dqs8_delayed_col1;
assign dqs9_delayed_col1_n = ~ dqs9_delayed_col1;
assign dqs10_delayed_col1_n = ~ dqs10_delayed_col1;
assign dqs11_delayed_col1_n = ~ dqs11_delayed_col1;
assign dqs12_delayed_col1_n = ~ dqs12_delayed_col1;
assign dqs13_delayed_col1_n = ~ dqs13_delayed_col1;
assign dqs14_delayed_col1_n = ~ dqs14_delayed_col1;
assign dqs15_delayed_col1_n = ~ dqs15_delayed_col1;
assign dqs16_delayed_col1_n = ~ dqs16_delayed_col1;
assign dqs17_delayed_col1_n = ~ dqs17_delayed_col1;
// TIE_HIGH assignment
assign TIE_HIGH = 1'b1;
assign resetn = ~ reset_r;
assign read_valid_data_0_1 = ( (~fifo_00_empty) && (~fifo_01_empty) );
assign read_valid_data_1_val = read_valid_data_0_1;
assign fifo_00_empty = (fifo_00_rd_addr[3:0] == fifo_00_wr_addr_2d[3:0] )? 1'b1 :1'b0;
assign fifo_01_empty = (fifo_01_rd_addr[3:0] == fifo_01_wr_addr_2d[3:0] )? 1'b1 :1'b0;
assign fifo_00_rd_addr_val=fifo_00_rd_addr;
assign fifo_01_rd_addr_val=fifo_01_rd_addr;
assign fifo_10_rd_addr_val=fifo_10_rd_addr;
assign fifo_11_rd_addr_val=fifo_11_rd_addr;
assign fifo_20_rd_addr_val=fifo_20_rd_addr;
assign fifo_21_rd_addr_val=fifo_21_rd_addr;
assign fifo_30_rd_addr_val=fifo_30_rd_addr;
assign fifo_31_rd_addr_val=fifo_31_rd_addr;
assign fifo_40_rd_addr_val=fifo_40_rd_addr;
assign fifo_41_rd_addr_val=fifo_41_rd_addr;
assign fifo_50_rd_addr_val=fifo_50_rd_addr;
assign fifo_51_rd_addr_val=fifo_51_rd_addr;
assign fifo_60_rd_addr_val=fifo_60_rd_addr;
assign fifo_61_rd_addr_val=fifo_61_rd_addr;
assign fifo_70_rd_addr_val=fifo_70_rd_addr;
assign fifo_71_rd_addr_val=fifo_71_rd_addr;
assign fifo_80_rd_addr_val=fifo_80_rd_addr;
assign fifo_81_rd_addr_val=fifo_81_rd_addr;
assign fifo_90_rd_addr_val=fifo_90_rd_addr;
assign fifo_91_rd_addr_val=fifo_91_rd_addr;
assign fifo_100_rd_addr_val=fifo_100_rd_addr;
assign fifo_101_rd_addr_val=fifo_101_rd_addr;
assign fifo_110_rd_addr_val=fifo_110_rd_addr;
assign fifo_111_rd_addr_val=fifo_111_rd_addr;
assign fifo_120_rd_addr_val=fifo_120_rd_addr;
assign fifo_121_rd_addr_val=fifo_121_rd_addr;
assign fifo_130_rd_addr_val=fifo_130_rd_addr;
assign fifo_131_rd_addr_val=fifo_131_rd_addr;
assign fifo_140_rd_addr_val=fifo_140_rd_addr;
assign fifo_141_rd_addr_val=fifo_141_rd_addr;
assign fifo_150_rd_addr_val=fifo_150_rd_addr;
assign fifo_151_rd_addr_val=fifo_151_rd_addr;
assign fifo_160_rd_addr_val=fifo_160_rd_addr;
assign fifo_161_rd_addr_val=fifo_161_rd_addr;
assign fifo_170_rd_addr_val=fifo_170_rd_addr;
assign fifo_171_rd_addr_val=fifo_171_rd_addr;
// FIFO WRITE POINTER DELAYED SIGNALS
// To avoid meta-stability due to the domain crossing from ddr_dqs to clk90
always@(posedge clk90)
begin
if (reset90_r == 1'b1)
begin
fifo_00_wr_addr_d <= 4'h0;
fifo_01_wr_addr_d <= 4'h0;
end
else
begin
fifo_00_wr_addr_d <= fifo_00_wr_addr;
fifo_01_wr_addr_d <= fifo_01_wr_addr;
end
end
// FIFO WRITE POINTER DOUBLE DELAYED SIGNALS
always@(posedge clk90)
begin
if (reset90_r == 1'b1)
begin
fifo_00_wr_addr_2d <= 4'h0;
fifo_01_wr_addr_2d <= 4'h0;
end
else
begin
fifo_00_wr_addr_2d <= fifo_00_wr_addr_d;
fifo_01_wr_addr_2d <= fifo_01_wr_addr_d;
end
end
// user data valid output signal from data path.
always@(posedge clk90)
begin
if (reset90_r ==1'b1)
u_data_val <= 1'b0;
else
u_data_val <= read_valid_data_0_1;
end
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -