ep1c6_32_vga.map.eqn

VHDL入门实验。256色VGA显示驱动 开发软件Quartus II 6.0 芯片EP2c8Q208

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--data[1] is data[1]
--operation mode is normal

data[1]_lut_out = timer[8] & (v_dat[1] $ (!h_dat[1] & timer[9])) # !timer[8] & (h_dat[1] $ (v_dat[1] & timer[9]));
data[1] = DFFEAS(data[1]_lut_out, C1__clk0, VCC, , , , , , );


--hcount[4] is hcount[4]
--operation mode is normal

hcount[4]_lut_out = A1L1;
hcount[4] = DFFEAS(hcount[4]_lut_out, C1__clk0, VCC, , , , , , );


--hcount[3] is hcount[3]
--operation mode is normal

hcount[3]_lut_out = A1L3;
hcount[3] = DFFEAS(hcount[3]_lut_out, C1__clk0, VCC, , , , , , );


--hcount[2] is hcount[2]
--operation mode is normal

hcount[2]_lut_out = A1L5;
hcount[2] = DFFEAS(hcount[2]_lut_out, C1__clk0, VCC, , , , , , );


--hcount[1] is hcount[1]
--operation mode is normal

hcount[1]_lut_out = A1L7;
hcount[1] = DFFEAS(hcount[1]_lut_out, C1__clk0, VCC, , , , , , );


--hcount[0] is hcount[0]
--operation mode is normal

hcount[0]_lut_out = A1L9;
hcount[0] = DFFEAS(hcount[0]_lut_out, C1__clk0, VCC, , , , , , );


--A1L401 is reduce_nor~77
--operation mode is normal

A1L401 = hcount[3] & hcount[2] & hcount[1] & hcount[0];


--hcount[6] is hcount[6]
--operation mode is normal

hcount[6]_lut_out = A1L11;
hcount[6] = DFFEAS(hcount[6]_lut_out, C1__clk0, VCC, , , , , , );


--hcount[5] is hcount[5]
--operation mode is normal

hcount[5]_lut_out = A1L31 & !A1L701;
hcount[5] = DFFEAS(hcount[5]_lut_out, C1__clk0, VCC, , , , , , );


--A1L78 is LessThan~2168
--operation mode is normal

A1L78 = !hcount[4] & !A1L401 & !hcount[6] & !hcount[5];


--hcount[7] is hcount[7]
--operation mode is normal

hcount[7]_lut_out = A1L51;
hcount[7] = DFFEAS(hcount[7]_lut_out, C1__clk0, VCC, , , , , , );


--hcount[9] is hcount[9]
--operation mode is normal

hcount[9]_lut_out = A1L71 & !A1L701;
hcount[9] = DFFEAS(hcount[9]_lut_out, C1__clk0, VCC, , , , , , );


--hcount[8] is hcount[8]
--operation mode is normal

hcount[8]_lut_out = A1L81 & !A1L701;
hcount[8] = DFFEAS(hcount[8]_lut_out, C1__clk0, VCC, , , , , , );


--A1L88 is LessThan~2169
--operation mode is normal

A1L88 = A1L78 & !hcount[7] # !hcount[8] # !hcount[9];


--vcount[7] is vcount[7]
--operation mode is normal

vcount[7]_lut_out = A1L02;
vcount[7] = DFFEAS(vcount[7]_lut_out, C1__clk0, VCC, , A1L701, , , , );


--vcount[6] is vcount[6]
--operation mode is normal

vcount[6]_lut_out = A1L22;
vcount[6] = DFFEAS(vcount[6]_lut_out, C1__clk0, VCC, , A1L701, , , , );


--A1L98 is LessThan~2170
--operation mode is normal

A1L98 = !vcount[7] & !vcount[6];


--vcount[5] is vcount[5]
--operation mode is normal

vcount[5]_lut_out = A1L42;
vcount[5] = DFFEAS(vcount[5]_lut_out, C1__clk0, VCC, , A1L701, , , , );


--vcount[4] is vcount[4]
--operation mode is normal

vcount[4]_lut_out = A1L62;
vcount[4] = DFFEAS(vcount[4]_lut_out, C1__clk0, VCC, , A1L701, , , , );


--A1L56 is h_dat~1453
--operation mode is normal

A1L56 = !vcount[5] & !vcount[4];


--vcount[1] is vcount[1]
--operation mode is normal

vcount[1]_lut_out = A1L82;
vcount[1] = DFFEAS(vcount[1]_lut_out, C1__clk0, VCC, , A1L701, , , , );


--vcount[8] is vcount[8]
--operation mode is normal

vcount[8]_lut_out = A1L03;
vcount[8] = DFFEAS(vcount[8]_lut_out, C1__clk0, VCC, , A1L701, , , , );


--A1L501 is reduce_nor~78
--operation mode is normal

A1L501 = A1L98 & A1L56 & !vcount[1] & !vcount[8];


--vcount[3] is vcount[3]
--operation mode is normal

vcount[3]_lut_out = A1L23 & A1L301;
vcount[3] = DFFEAS(vcount[3]_lut_out, C1__clk0, VCC, , A1L701, , , , );


--vcount[2] is vcount[2]
--operation mode is normal

vcount[2]_lut_out = A1L43 & A1L301;
vcount[2] = DFFEAS(vcount[2]_lut_out, C1__clk0, VCC, , A1L701, , , , );


--vcount[9] is vcount[9]
--operation mode is normal

vcount[9]_lut_out = A1L63 & A1L301;
vcount[9] = DFFEAS(vcount[9]_lut_out, C1__clk0, VCC, , A1L701, , , , );


--A1L04 is dat_act~46
--operation mode is normal

A1L04 = A1L501 & !vcount[3] & !vcount[2] # !vcount[9];


--A1L14 is dat_act~47
--operation mode is normal

A1L14 = A1L04 & (hcount[9] # hcount[8] # !A1L78);


--A1L09 is LessThan~2171
--operation mode is normal

A1L09 = !vcount[3] & !vcount[2] & !vcount[1];


--A1L19 is LessThan~2172
--operation mode is normal

A1L19 = A1L09 & !vcount[4] # !vcount[5];


--A1L66 is h_dat~1454
--operation mode is normal

A1L66 = !vcount[9] & !vcount[8];


--A1L29 is LessThan~2173
--operation mode is normal

A1L29 = !hcount[7] & !hcount[9] & !hcount[8];


--A1L24 is dat_act~48
--operation mode is normal

A1L24 = !A1L29 & (!A1L66 # !A1L19 # !A1L98);


--A1L65 is disp_dato~64
--operation mode is normal

A1L65 = data[1] & A1L88 & A1L14 & A1L24;


--data[4] is data[4]
--operation mode is normal

data[4]_lut_out = timer[8] & (v_dat[4] $ (!h_dat[4] & timer[9])) # !timer[8] & (h_dat[4] $ (v_dat[4] & timer[9]));
data[4] = DFFEAS(data[4]_lut_out, C1__clk0, VCC, , , , , , );


--A1L75 is disp_dato~65
--operation mode is normal

A1L75 = A1L88 & A1L14 & A1L24 & data[4];


--data[7] is data[7]
--operation mode is normal

data[7]_lut_out = timer[8] & (v_dat[7] $ (!h_dat[7] & timer[9])) # !timer[8] & (h_dat[7] $ (v_dat[7] & timer[9]));
data[7] = DFFEAS(data[7]_lut_out, C1__clk0, VCC, , , , , , );


--A1L85 is disp_dato~66
--operation mode is normal

A1L85 = A1L88 & A1L14 & A1L24 & data[7];


--A1L39 is LessThan~2174
--operation mode is normal

A1L39 = hcount[6] & hcount[5] # !A1L29;


--A1L49 is LessThan~2175
--operation mode is normal

A1L49 = vcount[9] # vcount[3] # vcount[2] # !A1L501;


--v_dat[1] is v_dat[1]
--operation mode is normal

v_dat[1]_lut_out = A1L631 # A1L931 & A1L79 & !hcount[9];
v_dat[1] = DFFEAS(v_dat[1]_lut_out, C1__clk0, VCC, , , , , , );


--h_dat[1] is h_dat[1]
--operation mode is normal

h_dat[1]_lut_out = A1L07 # A1L17 & (!vcount[7] # !A1L99);
h_dat[1] = DFFEAS(h_dat[1]_lut_out, C1__clk0, VCC, , , , , , );


--timer[8] is timer[8]
--operation mode is arithmetic

timer[8]_carry_eqn = A1L521;
timer[8]_lut_out = timer[8] $ (!timer[8]_carry_eqn);
timer[8] = DFFEAS(timer[8]_lut_out, C1__clk0, VCC, , A1L201, , , , );

--A1L721 is timer[8]~81
--operation mode is arithmetic

A1L721 = CARRY(timer[8] & (!A1L521));


--timer[9] is timer[9]
--operation mode is normal

timer[9]_carry_eqn = A1L721;
timer[9]_lut_out = timer[9] $ (timer[9]_carry_eqn);
timer[9] = DFFEAS(timer[9]_lut_out, C1__clk0, VCC, , A1L201, , , , );


--C1__clk0 is pll:U1|altpll:altpll_component|_clk0
C1__clk0 = PLL.CLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(clock), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());


--A1L1 is add~403
--operation mode is arithmetic

A1L1_carry_eqn = A1L4;
A1L1 = hcount[4] $ (!A1L1_carry_eqn);

--A1L2 is add~405
--operation mode is arithmetic

A1L2 = CARRY(hcount[4] & (!A1L4));


--A1L3 is add~408
--operation mode is arithmetic

A1L3_carry_eqn = A1L6;
A1L3 = hcount[3] $ (A1L3_carry_eqn);

--A1L4 is add~410
--operation mode is arithmetic

A1L4 = CARRY(!A1L6 # !hcount[3]);


--A1L5 is add~413
--operation mode is arithmetic

A1L5_carry_eqn = A1L8;
A1L5 = hcount[2] $ (!A1L5_carry_eqn);

--A1L6 is add~415
--operation mode is arithmetic

A1L6 = CARRY(hcount[2] & (!A1L8));


--A1L7 is add~418
--operation mode is arithmetic

A1L7_carry_eqn = A1L01;
A1L7 = hcount[1] $ (A1L7_carry_eqn);

--A1L8 is add~420
--operation mode is arithmetic

A1L8 = CARRY(!A1L01 # !hcount[1]);


--A1L9 is add~423
--operation mode is arithmetic

A1L9 = !hcount[0];

--A1L01 is add~425
--operation mode is arithmetic

A1L01 = CARRY(hcount[0]);


--A1L11 is add~428
--operation mode is arithmetic

A1L11_carry_eqn = A1L41;
A1L11 = hcount[6] $ (!A1L11_carry_eqn);

--A1L21 is add~430
--operation mode is arithmetic

A1L21 = CARRY(hcount[6] & (!A1L41));


--A1L31 is add~433
--operation mode is arithmetic

A1L31_carry_eqn = A1L2;
A1L31 = hcount[5] $ (A1L31_carry_eqn);

--A1L41 is add~435
--operation mode is arithmetic

A1L41 = CARRY(!A1L2 # !hcount[5]);


--A1L601 is reduce_nor~79
--operation mode is normal

A1L601 = hcount[6] # hcount[5] # !hcount[8] # !hcount[9];


--A1L701 is reduce_nor~80
--operation mode is normal

A1L701 = !hcount[7] & !A1L601 & hcount[4] & A1L401;


--A1L51 is add~438
--operation mode is arithmetic

A1L51_carry_eqn = A1L21;
A1L51 = hcount[7] $ (A1L51_carry_eqn);

--A1L61 is add~440
--operation mode is arithmetic

A1L61 = CARRY(!A1L21 # !hcount[7]);


--A1L71 is add~443
--operation mode is normal

A1L71_carry_eqn = A1L91;
A1L71 = hcount[9] $ (A1L71_carry_eqn);


--A1L81 is add~448
--operation mode is arithmetic

A1L81_carry_eqn = A1L61;
A1L81 = hcount[8] $ (!A1L81_carry_eqn);

--A1L91 is add~450
--operation mode is arithmetic

A1L91 = CARRY(hcount[8] & (!A1L61));


--A1L02 is add~453
--operation mode is arithmetic

A1L02_carry_eqn = A1L32;
A1L02 = vcount[7] $ (A1L02_carry_eqn);

--A1L12 is add~455
--operation mode is arithmetic

A1L12 = CARRY(!A1L32 # !vcount[7]);


--A1L22 is add~458
--operation mode is arithmetic

A1L22_carry_eqn = A1L52;
A1L22 = vcount[6] $ (!A1L22_carry_eqn);

--A1L32 is add~460
--operation mode is arithmetic

A1L32 = CARRY(vcount[6] & (!A1L52));