⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 float.fit.qmsg

📁 该文档是基于QUARTUS2_6.0的Verilog试验例程
💻 QMSG
📖 第 1 页 / 共 3 页
字号:
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.410 ns register memory " "Info: Estimated most critical path is register to memory delay of 3.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns saomiao:inst\|data0\[0\] 1 REG LAB_X12_Y3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X12_Y3; Fanout = 8; REG Node = 'saomiao:inst\|data0\[0\]'" {  } { { "d:/quartus2_setup/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2_setup/win/TimingClosureFloorplan.fld" "" "" { saomiao:inst|data0[0] } "NODE_NAME" } } { "saomiao.v" "" { Text "C:/Documents and Settings/Administrator/桌面/点阵/saomiao.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.609 ns) + CELL(0.432 ns) 1.041 ns hdf:inst1\|y\[0\]~13COUT1_25 2 COMB LAB_X12_Y3 2 " "Info: 2: + IC(0.609 ns) + CELL(0.432 ns) = 1.041 ns; Loc. = LAB_X12_Y3; Fanout = 2; COMB Node = 'hdf:inst1\|y\[0\]~13COUT1_25'" {  } { { "d:/quartus2_setup/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2_setup/win/TimingClosureFloorplan.fld" "" "1.041 ns" { saomiao:inst|data0[0] hdf:inst1|y[0]~13COUT1_25 } "NODE_NAME" } } { "hdf.v" "" { Text "C:/Documents and Settings/Administrator/桌面/点阵/hdf.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.121 ns hdf:inst1\|y\[1\]~15COUT1_26 3 COMB LAB_X12_Y3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.121 ns; Loc. = LAB_X12_Y3; Fanout = 2; COMB Node = 'hdf:inst1\|y\[1\]~15COUT1_26'" {  } { { "d:/quartus2_setup/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2_setup/win/TimingClosureFloorplan.fld" "" "0.080 ns" { hdf:inst1|y[0]~13COUT1_25 hdf:inst1|y[1]~15COUT1_26 } "NODE_NAME" } } { "hdf.v" "" { Text "C:/Documents and Settings/Administrator/桌面/点阵/hdf.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.201 ns hdf:inst1\|y\[2\]~17COUT1 4 COMB LAB_X12_Y3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.201 ns; Loc. = LAB_X12_Y3; Fanout = 2; COMB Node = 'hdf:inst1\|y\[2\]~17COUT1'" {  } { { "d:/quartus2_setup/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2_setup/win/TimingClosureFloorplan.fld" "" "0.080 ns" { hdf:inst1|y[1]~15COUT1_26 hdf:inst1|y[2]~17COUT1 } "NODE_NAME" } } { "hdf.v" "" { Text "C:/Documents and Settings/Administrator/桌面/点阵/hdf.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 1.459 ns hdf:inst1\|y\[3\]~19 5 COMB LAB_X12_Y3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.258 ns) = 1.459 ns; Loc. = LAB_X12_Y3; Fanout = 2; COMB Node = 'hdf:inst1\|y\[3\]~19'" {  } { { "d:/quartus2_setup/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2_setup/win/TimingClosureFloorplan.fld" "" "0.258 ns" { hdf:inst1|y[2]~17COUT1 hdf:inst1|y[3]~19 } "NODE_NAME" } } { "hdf.v" "" { Text "C:/Documents and Settings/Administrator/桌面/点阵/hdf.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 2.138 ns hdf:inst1\|y\[4\]~20 6 COMB LAB_X12_Y3 16 " "Info: 6: + IC(0.000 ns) + CELL(0.679 ns) = 2.138 ns; Loc. = LAB_X12_Y3; Fanout = 16; COMB Node = 'hdf:inst1\|y\[4\]~20'" {  } { { "d:/quartus2_setup/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2_setup/win/TimingClosureFloorplan.fld" "" "0.679 ns" { hdf:inst1|y[3]~19 hdf:inst1|y[4]~20 } "NODE_NAME" } } { "hdf.v" "" { Text "C:/Documents and Settings/Administrator/桌面/点阵/hdf.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.383 ns) 3.410 ns zimo:inst4\|altsyncram:altsyncram_component\|altsyncram_d651:auto_generated\|ram_block1a15~porta_address_reg4 7 MEM M4K_X13_Y3 1 " "Info: 7: + IC(0.889 ns) + CELL(0.383 ns) = 3.410 ns; Loc. = M4K_X13_Y3; Fanout = 1; MEM Node = 'zimo:inst4\|altsyncram:altsyncram_component\|altsyncram_d651:auto_generated\|ram_block1a15~porta_address_reg4'" {  } { { "d:/quartus2_setup/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2_setup/win/TimingClosureFloorplan.fld" "" "1.272 ns" { hdf:inst1|y[4]~20 zimo:inst4|altsyncram:altsyncram_component|altsyncram_d651:auto_generated|ram_block1a15~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_d651.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/点阵/db/altsyncram_d651.tdf" 328 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.912 ns ( 56.07 % ) " "Info: Total cell delay = 1.912 ns ( 56.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.498 ns ( 43.93 % ) " "Info: Total interconnect delay = 1.498 ns ( 43.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/quartus2_setup/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2_setup/win/TimingClosureFloorplan.fld" "" "3.410 ns" { saomiao:inst|data0[0] hdf:inst1|y[0]~13COUT1_25 hdf:inst1|y[1]~15COUT1_26 hdf:inst1|y[2]~17COUT1 hdf:inst1|y[3]~19 hdf:inst1|y[4]~20 zimo:inst4|altsyncram:altsyncram_component|altsyncram_d651:auto_generated|ram_block1a15~porta_address_reg4 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 15 16:42:03 2007 " "Info: Processing ended: Thu Nov 15 16:42:03 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Documents and Settings/Administrator/桌面/点阵/float.fit.smsg " "Info: Generated suppressed messages file C:/Documents and Settings/Administrator/桌面/点阵/float.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0}

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -