twice.sft

用Verilog直接完成倍频的算法,经过了quartus8.0的时序仿真

set tool_name "ModelSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {twice.vo twice_v.sdo}}
}