📄 复件 (2) test.txt

📁 vhdl测试程序
💻 TXT
字号:

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;


entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;
entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;


entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;
entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;


entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;
entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;


entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;
entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;


entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;
entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;


entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;
entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;


entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;
entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;


entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;
entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;
💿 文件大小 4 K
👤 上传用户 vbkechengsheji
📂 所属分类 VHDL/FPGA/Verilog
🏷️ 相关标签

#vhdl #测试程序
⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -