复件 (4) test.txt

来自「vhdl测试程序」· 文本 代码 · 共 640 行

TXT
640 行
字号 

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;


entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;
entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;


entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;
entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;


entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;
entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;


entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;
entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;


entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;
entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;


entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;
entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;


entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;
entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;


entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;
entity test is
port(clk:in std_logic;
	din:in std_logic_vector(7 downto 0);
	dout:out std_logic_vector(7 downto 0));
end test;

architecture test_arc of test is
begin
process(clk)
begin
if clk'event and clk='1' then
	dout<=not din;
end if;
end process;
end test_arc;

复件 (4) test.txt - 源码说明

本页面展示了「vhdl测试程序」中的 复件 (4) test.txt 源码文件，采用 文本 编程语言编写，共 640 行代码。您可以在线阅读完整代码内容，也可以返回资源详情页下载完整源码包进行本地学习和开发。

虫虫开发者社区收录了大量与VHDL相关的技术资源，包括源代码、技术文档、电路图等，是电子工程师和嵌入式开发者的专业学习平台。

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?