📄 debunce.rpt
字号:
-- Node name is ':16' = 'Q3'
-- Equation name is 'Q3', location is LC7_A4, type is buried.
Q3 = DFFE( _EQ005, GLOBAL( CP), VCC, VCC, VCC);
_EQ005 = !_LC1_A3 & Q3
# _LC1_A3 & !Q3;
-- Node name is ':15' = 'Q4'
-- Equation name is 'Q4', location is LC6_A4, type is buried.
Q4 = DFFE( _EQ006, GLOBAL( CP), VCC, VCC, VCC);
_EQ006 = !Q3 & Q4
# !_LC1_A3 & Q4
# _LC1_A3 & Q3 & !Q4;
-- Node name is ':14' = 'Q5'
-- Equation name is 'Q5', location is LC5_A4, type is buried.
Q5 = DFFE( _EQ007, GLOBAL( CP), VCC, VCC, VCC);
_EQ007 = !Q3 & Q5
# !_LC1_A3 & Q5
# !Q4 & Q5
# _LC1_A3 & Q3 & Q4 & !Q5;
-- Node name is ':13' = 'Q6'
-- Equation name is 'Q6', location is LC8_A4, type is buried.
Q6 = DFFE( _EQ008, GLOBAL( CP), VCC, VCC, VCC);
_EQ008 = !_LC4_A4 & Q6
# _LC4_A4 & !Q6;
-- Node name is ':12' = 'Q7'
-- Equation name is 'Q7', location is LC3_A4, type is buried.
Q7 = DFFE( _EQ009, GLOBAL( CP), VCC, VCC, VCC);
_EQ009 = !Q6 & Q7
# !_LC4_A4 & Q7
# _LC4_A4 & Q6 & !Q7;
-- Node name is ':11' = 'Q8'
-- Equation name is 'Q8', location is LC2_A4, type is buried.
Q8 = DFFE( _EQ010, GLOBAL( CP), VCC, VCC, VCC);
_EQ010 = !Q6 & Q8
# !_LC4_A4 & Q8
# !Q7 & Q8
# _LC4_A4 & Q6 & Q7 & !Q8;
-- Node name is ':10' = 'Q9'
-- Equation name is 'Q9', location is LC3_A1, type is buried.
Q9 = DFFE( _EQ011, GLOBAL( CP), VCC, VCC, VCC);
_EQ011 = !_LC1_A4 & Q9
# _LC1_A4 & !Q9;
-- Node name is ':9' = 'Q10'
-- Equation name is 'Q10', location is LC4_A1, type is buried.
Q10 = DFFE( _EQ012, GLOBAL( CP), VCC, VCC, VCC);
_EQ012 = !Q9 & Q10
# !_LC1_A4 & Q10
# _LC1_A4 & Q9 & !Q10;
-- Node name is ':8' = 'Q11'
-- Equation name is 'Q11', location is LC5_A1, type is buried.
Q11 = DFFE( _EQ013, GLOBAL( CP), VCC, VCC, VCC);
_EQ013 = !Q9 & Q11
# !_LC1_A4 & Q11
# !Q10 & Q11
# _LC1_A4 & Q9 & Q10 & !Q11;
-- Node name is ':7' = 'Q12'
-- Equation name is 'Q12', location is LC4_A3, type is buried.
Q12 = DFFE( _EQ014, GLOBAL( CP), VCC, VCC, VCC);
_EQ014 = !_LC1_A1 & Q12
# _LC1_A1 & !Q12;
-- Node name is ':6' = 'Q13'
-- Equation name is 'Q13', location is LC5_A3, type is buried.
Q13 = DFFE( _EQ015, GLOBAL( CP), VCC, VCC, VCC);
_EQ015 = !Q12 & Q13
# !_LC1_A1 & Q13
# _LC1_A1 & Q12 & !Q13;
-- Node name is ':5' = 'Q14'
-- Equation name is 'Q14', location is LC2_A3, type is buried.
Q14 = DFFE( _EQ016, GLOBAL( CP), VCC, VCC, VCC);
_EQ016 = !Q12 & Q14
# !_LC1_A1 & Q14
# !Q13 & Q14
# _LC1_A1 & Q12 & Q13 & !Q14;
-- Node name is ':25' = 'R'
-- Equation name is 'R', location is LC5_A2, type is buried.
R = DFFE( _EQ017, GLOBAL( CP), VCC, VCC, VCC);
_EQ017 = !Q14 & R
# D0 & R
# _LC7_A2;
-- Node name is ':24' = 'S'
-- Equation name is 'S', location is LC4_A2, type is buried.
S = DFFE( _EQ018, GLOBAL( CP), VCC, VCC, VCC);
_EQ018 = _LC6_A2
# !Q14 & S
# D0 & S;
-- Node name is '|LPM_ADD_SUB:109|addcore:adder|:103' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_A3', type is buried
_LC1_A3 = LCELL( _EQ019);
_EQ019 = Q0 & Q1 & Q2;
-- Node name is '|LPM_ADD_SUB:109|addcore:adder|:115' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_A4', type is buried
_LC4_A4 = LCELL( _EQ020);
_EQ020 = _LC1_A3 & Q3 & Q4 & Q5;
-- Node name is '|LPM_ADD_SUB:109|addcore:adder|:127' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_A4', type is buried
_LC1_A4 = LCELL( _EQ021);
_EQ021 = _LC4_A4 & Q6 & Q7 & Q8;
-- Node name is '|LPM_ADD_SUB:109|addcore:adder|:139' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_A1', type is buried
_LC1_A1 = LCELL( _EQ022);
_EQ022 = _LC1_A4 & Q9 & Q10 & Q11;
-- Node name is ':194'
-- Equation name is '_LC6_A2', type is buried
_LC6_A2 = LCELL( _EQ023);
_EQ023 = D0~38 & !D0 & D1 & Q14;
-- Node name is ':200'
-- Equation name is '_LC7_A2', type is buried
_LC7_A2 = LCELL( _EQ024);
_EQ024 = !D0~38 & !D0 & !D1 & Q14;
-- Node name is ':219'
-- Equation name is '_LC1_A2', type is buried
!_LC1_A2 = _LC1_A2~NOT;
_LC1_A2~NOT = LCELL( _EQ025);
_EQ025 = !_LC1_A2 & !S
# R;
-- Node name is ':224'
-- Equation name is '_LC2_A1', type is buried
_LC2_A1 = LCELL( _EQ026);
_EQ026 = D0~54 & !D1~56;
Project Information d:\lu\vhdl-digitallogic\disk\ch7\debunce.rpt
** COMPILATION SETTINGS & TIMES **
Processing Menu Commands
------------------------
Design Doctor = off
Logic Synthesis:
Synthesis Type Used = Multi-Level
Default Synthesis Style = NORMAL
Logic option settings in 'NORMAL' style for 'FLEX10K' family
CARRY_CHAIN = ignore
CARRY_CHAIN_LENGTH = 32
CASCADE_CHAIN = ignore
CASCADE_CHAIN_LENGTH = 2
DECOMPOSE_GATES = on
DUPLICATE_LOGIC_EXTRACTION = on
MINIMIZATION = full
MULTI_LEVEL_FACTORING = on
NOT_GATE_PUSH_BACK = on
REDUCE_LOGIC = on
REFACTORIZATION = on
REGISTER_OPTIMIZATION = on
RESYNTHESIZE_NETWORK = on
SLOW_SLEW_RATE = off
SUBFACTOR_EXTRACTION = on
IGNORE_SOFT_BUFFERS = on
USE_LPM_FOR_AHDL_OPERATORS = off
Other logic synthesis settings:
Automatic Global Clock = on
Automatic Global Clear = on
Automatic Global Preset = on
Automatic Global Output Enable = on
Automatic Fast I/O = off
Automatic Register Packing = off
Automatic Open-Drain Pins = on
Automatic Implement in EAB = off
Optimize = 5
Default Timing Specifications: None
Cut All Bidir Feedback Timing Paths = on
Cut All Clear & Preset Timing Paths = on
Ignore Timing Assignments = on
Functional SNF Extractor = off
Linked SNF Extractor = off
Timing SNF Extractor = on
Optimize Timing SNF = off
Generate AHDL TDO File = off
Fitter Settings = NORMAL
Smart Recompile = off
Total Recompile = off
Interfaces Menu Commands
------------------------
EDIF Netlist Writer = off
Verilog Netlist Writer = off
VHDL Netlist Writer = off
Compilation Times
-----------------
Compiler Netlist Extractor 00:00:01
Database Builder 00:00:00
Logic Synthesizer 00:00:00
Partitioner 00:00:00
Fitter 00:00:01
Timing SNF Extractor 00:00:01
Assembler 00:00:00
-------------------------- --------
Total Time 00:00:03
Memory Allocated
-----------------
Peak memory allocated during compilation = 9,012K
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -