📄 timer_set.rpt
字号:
A16 5/ 8( 62%) 0/ 8( 0%) 1/ 8( 12%) 1/2 0/2 3/22( 13%)
A17 4/ 8( 50%) 0/ 8( 0%) 1/ 8( 12%) 1/2 0/2 0/22( 0%)
A18 2/ 8( 25%) 0/ 8( 0%) 2/ 8( 25%) 0/2 0/2 5/22( 22%)
A19 3/ 8( 37%) 1/ 8( 12%) 0/ 8( 0%) 1/2 0/2 1/22( 4%)
A20 4/ 8( 50%) 0/ 8( 0%) 1/ 8( 12%) 1/2 0/2 1/22( 4%)
A21 5/ 8( 62%) 1/ 8( 12%) 2/ 8( 25%) 0/2 0/2 7/22( 31%)
A22 1/ 8( 12%) 1/ 8( 12%) 1/ 8( 12%) 1/2 0/2 1/22( 4%)
A23 7/ 8( 87%) 3/ 8( 37%) 2/ 8( 25%) 1/2 0/2 3/22( 13%)
A24 1/ 8( 12%) 1/ 8( 12%) 1/ 8( 12%) 1/2 0/2 2/22( 9%)
B1 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 4/22( 18%)
B2 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 3/22( 13%)
B3 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 3/22( 13%)
B4 2/ 8( 25%) 0/ 8( 0%) 2/ 8( 25%) 0/2 0/2 7/22( 31%)
B5 2/ 8( 25%) 0/ 8( 0%) 2/ 8( 25%) 0/2 0/2 5/22( 22%)
B6 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 4/22( 18%)
B7 7/ 8( 87%) 0/ 8( 0%) 3/ 8( 37%) 0/2 0/2 12/22( 54%)
B8 8/ 8(100%) 0/ 8( 0%) 3/ 8( 37%) 0/2 0/2 14/22( 63%)
B9 4/ 8( 50%) 0/ 8( 0%) 2/ 8( 25%) 0/2 0/2 5/22( 22%)
B10 8/ 8(100%) 1/ 8( 12%) 1/ 8( 12%) 0/2 0/2 7/22( 31%)
B11 8/ 8(100%) 0/ 8( 0%) 4/ 8( 50%) 0/2 0/2 13/22( 59%)
B12 5/ 8( 62%) 1/ 8( 12%) 3/ 8( 37%) 0/2 0/2 9/22( 40%)
B13 8/ 8(100%) 3/ 8( 37%) 3/ 8( 37%) 0/2 0/2 12/22( 54%)
B14 5/ 8( 62%) 0/ 8( 0%) 2/ 8( 25%) 0/2 0/2 10/22( 45%)
B15 3/ 8( 37%) 2/ 8( 25%) 2/ 8( 25%) 0/2 0/2 6/22( 27%)
B16 5/ 8( 62%) 2/ 8( 25%) 1/ 8( 12%) 0/2 0/2 10/22( 45%)
B17 4/ 8( 50%) 1/ 8( 12%) 4/ 8( 50%) 0/2 0/2 7/22( 31%)
B18 4/ 8( 50%) 1/ 8( 12%) 4/ 8( 50%) 0/2 0/2 8/22( 36%)
B19 3/ 8( 37%) 1/ 8( 12%) 3/ 8( 37%) 0/2 0/2 7/22( 31%)
B20 3/ 8( 37%) 0/ 8( 0%) 3/ 8( 37%) 0/2 0/2 9/22( 40%)
B21 4/ 8( 50%) 1/ 8( 12%) 0/ 8( 0%) 0/2 0/2 9/22( 40%)
B22 7/ 8( 87%) 0/ 8( 0%) 4/ 8( 50%) 0/2 0/2 12/22( 54%)
B23 5/ 8( 62%) 0/ 8( 0%) 2/ 8( 25%) 0/2 0/2 7/22( 31%)
B24 8/ 8(100%) 0/ 8( 0%) 4/ 8( 50%) 0/2 0/2 10/22( 45%)
C1 2/ 8( 25%) 0/ 8( 0%) 2/ 8( 25%) 1/2 1/2 2/22( 9%)
C2 6/ 8( 75%) 3/ 8( 37%) 2/ 8( 25%) 0/2 0/2 12/22( 54%)
C3 4/ 8( 50%) 0/ 8( 0%) 2/ 8( 25%) 1/2 1/2 1/22( 4%)
C4 2/ 8( 25%) 0/ 8( 0%) 2/ 8( 25%) 0/2 0/2 5/22( 22%)
C5 2/ 8( 25%) 0/ 8( 0%) 2/ 8( 25%) 1/2 1/2 4/22( 18%)
C6 7/ 8( 87%) 0/ 8( 0%) 4/ 8( 50%) 1/2 1/2 5/22( 22%)
C7 2/ 8( 25%) 0/ 8( 0%) 2/ 8( 25%) 1/2 1/2 2/22( 9%)
C8 7/ 8( 87%) 0/ 8( 0%) 4/ 8( 50%) 1/2 1/2 5/22( 22%)
C9 8/ 8(100%) 0/ 8( 0%) 5/ 8( 62%) 1/2 1/2 2/22( 9%)
C10 8/ 8(100%) 2/ 8( 25%) 0/ 8( 0%) 0/2 0/2 14/22( 63%)
C11 3/ 8( 37%) 1/ 8( 12%) 3/ 8( 37%) 1/2 1/2 9/22( 40%)
C12 6/ 8( 75%) 0/ 8( 0%) 2/ 8( 25%) 1/2 0/2 7/22( 31%)
C13 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 2/22( 9%)
C14 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 3/22( 13%)
C15 6/ 8( 75%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 11/22( 50%)
C16 2/ 8( 25%) 0/ 8( 0%) 2/ 8( 25%) 0/2 0/2 6/22( 27%)
C17 5/ 8( 62%) 0/ 8( 0%) 3/ 8( 37%) 0/2 0/2 9/22( 40%)
C18 2/ 8( 25%) 0/ 8( 0%) 2/ 8( 25%) 0/2 0/2 6/22( 27%)
C19 3/ 8( 37%) 0/ 8( 0%) 1/ 8( 12%) 1/2 0/2 2/22( 9%)
C20 6/ 8( 75%) 1/ 8( 12%) 3/ 8( 37%) 1/2 0/2 6/22( 27%)
C21 8/ 8(100%) 0/ 8( 0%) 1/ 8( 12%) 1/2 0/2 2/22( 9%)
C22 2/ 8( 25%) 1/ 8( 12%) 1/ 8( 12%) 0/2 0/2 7/22( 31%)
C23 3/ 8( 37%) 1/ 8( 12%) 2/ 8( 25%) 0/2 0/2 3/22( 13%)
C24 6/ 8( 75%) 1/ 8( 12%) 1/ 8( 12%) 0/2 0/2 12/22( 54%)
Embedded Column Row
Array Embedded Interconnect Interconnect Read/ External
Block Cells Driven Driven Clocks Write Interconnect
Total dedicated input pins used: 4/6 ( 66%)
Total I/O pins used: 18/96 ( 18%)
Total logic cells used: 313/576 ( 54%)
Total embedded cells used: 0/24 ( 0%)
Total EABs used: 0/3 ( 0%)
Average fan-in: 3.33/4 ( 83%)
Total fan-in: 1045/2304 ( 45%)
Total input pins required: 4
Total input I/O cell registers required: 0
Total output pins required: 18
Total output I/O cell registers required: 0
Total buried I/O cell registers required: 0
Total bidirectional pins required: 0
Total reserved pins required 0
Total logic cells required: 313
Total flipflops required: 52
Total packed registers required: 0
Total logic cells in carry chains: 0
Total number of carry chains: 0
Total logic cells in cascade chains: 0
Total number of cascade chains: 0
Total single-pin Clock Enables required: 0
Total single-pin Output Enables required: 0
Synthesized logic cells: 111/ 576 ( 19%)
Logic Cell and Embedded Cell Counts
Column: 01 02 03 04 05 06 07 08 09 10 11 12 EA 13 14 15 16 17 18 19 20 21 22 23 24 Total(LC/EC)
A: 4 7 3 4 3 3 6 7 8 3 7 3 0 1 6 7 5 4 2 3 4 5 1 7 1 104/0
B: 1 1 1 2 2 1 7 8 4 8 8 5 0 8 5 3 5 4 4 3 3 4 7 5 8 107/0
C: 2 6 4 2 2 7 2 7 8 8 3 6 0 1 1 6 2 5 2 3 6 8 2 3 6 102/0
Total: 7 14 8 8 7 11 15 22 20 19 18 14 0 10 12 16 12 13 8 9 13 17 10 15 15 313/0
Device-Specific Information: d:\lu\vhdl-digitallogic\disk\ch7\timer_set.rpt
timer_seta
** INPUTS **
Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
55 - - - -- INPUT G 0 0 0 0 CP
56 - - - -- INPUT 0 0 0 3 Key0
124 - - - -- INPUT 0 0 0 1 Key1
126 - - - -- INPUT 0 0 0 2 Key2
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.
Device-Specific Information: d:\lu\vhdl-digitallogic\disk\ch7\timer_set.rpt
timer_seta
** OUTPUTS **
Fed By Fed By Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
20 - - B -- OUTPUT 0 1 0 0 NUMOUT0
90 - - B -- OUTPUT 0 1 0 0 NUMOUT1
21 - - B -- OUTPUT 0 1 0 0 NUMOUT2
19 - - B -- OUTPUT 0 1 0 0 NUMOUT3
23 - - B -- OUTPUT 0 1 0 0 SEGOUT0
26 - - C -- OUTPUT 0 1 0 0 SEGOUT1
27 - - C -- OUTPUT 0 1 0 0 SEGOUT2
28 - - C -- OUTPUT 0 1 0 0 SEGOUT3
29 - - C -- OUTPUT 0 1 0 0 SEGOUT4
30 - - C -- OUTPUT 0 1 0 0 SEGOUT5
31 - - C -- OUTPUT 0 1 0 0 SEGOUT6
32 - - C -- OUTPUT 0 0 0 0 SEGOUT7
33 - - C -- OUTPUT 0 1 0 0 SELOUT0
36 - - - 24 OUTPUT 0 1 0 0 SELOUT1
37 - - - 23 OUTPUT 0 1 0 0 SELOUT2
79 - - C -- OUTPUT 0 1 0 0 SELOUT3
13 - - A -- OUTPUT 0 1 0 0 SELOUT4
78 - - C -- OUTPUT 0 1 0 0 SELOUT5
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
Device-Specific Information: d:\lu\vhdl-digitallogic\disk\ch7\timer_set.rpt
timer_seta
** BURIED LOGIC **
Fan-In Fan-Out
IOC LC EC Row Col Primitive Code INP FBK OUT FBK Name
- 8 - C 09 AND2 0 3 0 2 |COUNTER24:U3|LPM_ADD_SUB:53|addcore:adder|:63
- 3 - C 09 DFFE + 0 4 0 3 |COUNTER24:U3|Q4 (|COUNTER24:U3|:13)
- 5 - C 09 DFFE + 0 3 0 4 |COUNTER24:U3|Q3 (|COUNTER24:U3|:14)
- 4 - C 09 DFFE + 0 4 0 4 |COUNTER24:U3|Q2 (|COUNTER24:U3|:15)
- 1 - C 09 DFFE + 0 3 0 5 |COUNTER24:U3|Q1 (|COUNTER24:U3|:16)
- 2 - C 09 DFFE + 0 2 0 7 |COUNTER24:U3|Q0 (|COUNTER24:U3|:17)
- 7 - C 09 OR2 s 0 3 0 1 |COUNTER24:U3|~114~1
- 6 - C 09 OR2 ! 1 3 0 5 |COUNTER24:U3|:120
- 7 - C 08 AND2 0 3 0 3 |COUNTER60:U1|LPM_ADD_SUB:59|addcore:adder|:67
- 4 - C 08 AND2 0 2 0 1 |COUNTER60:U1|LPM_ADD_SUB:59|addcore:adder|:71
- 3 - C 08 DFFE + 0 4 0 5 |COUNTER60:U1|Q5 (|COUNTER60:U1|:13)
- 5 - C 08 DFFE + 0 4 0 4 |COUNTER60:U1|Q4 (|COUNTER60:U1|:14)
- 6 - C 08 DFFE + 0 3 0 5 |COUNTER60:U1|Q3 (|COUNTER60:U1|:15)
- 4 - C 11 DFFE + 0 4 0 5 |COUNTER60:U1|Q2 (|COUNTER60:U1|:16)
- 1 - C 07 DFFE + 0 3 0 6 |COUNTER60:U1|Q1 (|COUNTER60:U1|:17)
- 2 - C 07 DFFE + 0 2 0 6 |COUNTER60:U1|Q0 (|COUNTER60:U1|:18)
- 3 - C 12 DFFE + 0 2 0 1 |COUNTER60:U1|DLY (|COUNTER60:U1|:19)
- 2 - C 08 OR2 s 0 4 0 1 |COUNTER60:U1|~129~1
- 1 - C 08 OR2 ! 1 3 0 7 |COUNTER60:U1|:136
- 6 - C 06 AND2 0 3 0 1 |COUNTER60:U2|LPM_ADD_SUB:59|addcore:adder|:67
- 5 - C 06 AND2 0 4 0 2 |COUNTER60:U2|LPM_ADD_SUB:59|addcore:adder|:71
- 1 - C 06 DFFE + 0 4 0 6 |COUNTER60:U2|Q5 (|COUNTER60:U2|:13)
- 4 - C 06 DFFE + 0 3 0 5 |COUNTER60:U2|Q4 (|COUNTER60:U2|:14)
- 7 - C 06 DFFE + 0 3 0 5 |COUNTER60:U2|Q3 (|COUNTER60:U2|:15)
- 3 - C 05 DFFE + 0 4 0 5 |COUNTER60:U2|Q2 (|COUNTER60:U2|:16)
- 3 - C 01 DFFE + 0 3 0 6 |COUNTER60:U2|Q1 (|COUNTER60:U2|:17)
- 2 - C 01 DFFE + 0 2 0 8 |COUNTER60:U2|Q0 (|COUNTER60:U2|:18)
- 2 - C 12 DFFE + 0 2 0 1 |COUNTER60:U2|DLY (|COUNTER60:U2|:19)
- 3 - C 06 OR2 s 0 4 0 1 |COUNTER60:U2|~129~1
- 2 - C 06 OR2 ! 1 3 0 7 |COUNTER60:U2|:136
- 1 - A 17 AND2 0 3 0 3 |LPM_ADD_SUB:383|addcore:adder|:143
- 7 - A 15 AND2 0 3 0 4 |LPM_ADD_SUB:383|addcore:adder|:151
- 1 - A 15 AND2 0 4 0 4 |LPM_ADD_SUB:383|addcore:adder|:163
- 2 - A 20 AND2 0 4 0 4 |LPM_ADD_SUB:383|addcore:adder|:175
- 2 - A 23 AND2 0 4 0 3 |LPM_ADD_SUB:383|addcore:adder|:187
- 3 - A 16 AND2 0 3 0 4 |LPM_ADD_SUB:383|addcore:adder|:195
- 1 - A 16 AND2 0 4 0 3 |LPM_ADD_SUB:383|addcore:adder|:207
- 1 - A 19 DFFE + 0 3 0 4 Q21 (:145)
- 3 - A 19 DFFE + 0 2 0 1 Q20 (:146)
- 2 - A 19 DFFE + 0 1 0 2 Q19 (:147)
- 5 - A 16 DFFE + 0 3 0 1 Q18 (:148)
- 4 - A 16 DFFE + 0 2 0 2 Q17 (:149)
- 2 - A 16 DFFE + 0 1 0 3 Q16 (:150)
- 4 - A 24 DFFE + 0 2 0 14 Q15 (:151)
- 3 - A 22 DFFE + 0 1 0 22 Q14 (:152)
- 6 - A 23 DFFE + 0 3 0 8 Q13 (:153)
- 5 - A 23 DFFE + 0 2 0 2 Q12 (:154)
- 3 - A 23 DFFE + 0 1 0 3 Q11 (:155)
- 4 - A 20 DFFE + 0 3 0 1 Q10 (:156)
- 3 - A 20 DFFE + 0 2 0 2 Q9 (:157)
- 1 - A 20 DFFE + 0 1 0 3 Q8 (:158)
- 6 - A 15 DFFE + 0 3 0 1 Q7 (:159)
- 5 - A 15 DFFE + 0 2 0 2 Q6 (:160)
- 4 - A 15 DFFE + 0 1 0 3 Q5 (:161)
- 3 - A 15 DFFE + 0 2 0 1 Q4 (:162)
- 2 - A 15 DFFE + 0 1 0 2 Q3 (:163)
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -