📄 multiplier.tan.rpt
字号:
Classic Timing Analyzer report for Multiplier
Sat Jan 03 15:22:59 2009
Quartus II Version 7.1 Build 156 04/30/2007 SJ Web Edition
---------------------
; Table of Contents ;
---------------------
1. Legal Notice
2. Timing Analyzer Summary
3. Timing Analyzer Settings
4. Clock Settings Summary
5. Clock Setup: 'clock'
6. tsu
7. tco
8. tpd
9. th
10. Timing Analyzer Messages
----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, Altera MegaCore Function License
Agreement, or other applicable license agreement, including,
without limitation, that your use is for the sole purpose of
programming logic devices manufactured by Altera and sold by
Altera or its authorized distributors. Please refer to the
applicable agreement for further details.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary ;
+------------------------------+-------+---------------+----------------------------------+-----------------+-----------------+------------+----------+--------------+
; Type ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------+-----------------+------------+----------+--------------+
; Worst-case tsu ; N/A ; None ; 5.016 ns ; word1[3] ; multiplicand[3] ; -- ; clock ; 0 ;
; Worst-case tco ; N/A ; None ; 6.527 ns ; product[2]~reg0 ; product[2] ; clock ; -- ; 0 ;
; Worst-case tpd ; N/A ; None ; 8.445 ns ; reset ; Ready ; -- ; -- ; 0 ;
; Worst-case th ; N/A ; None ; -2.439 ns ; word1[1] ; multiplicand[1] ; -- ; clock ; 0 ;
; Clock Setup: 'clock' ; N/A ; None ; 498.75 MHz ( period = 2.005 ns ) ; counter[2] ; product[3]~reg0 ; clock ; clock ; 0 ;
; Total number of failed paths ; ; ; ; ; ; ; ; 0 ;
+------------------------------+-------+---------------+----------------------------------+-----------------+-----------------+------------+----------+--------------+
+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option ; Setting ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name ; EP2S15F484C3 ; ; ; ;
; Timing Models ; Final ; ; ; ;
; Default hold multicycle ; Same as Multicycle ; ; ; ;
; Cut paths between unrelated clock domains ; On ; ; ; ;
; Cut off read during write signal paths ; On ; ; ; ;
; Cut off feedback from I/O pins ; On ; ; ; ;
; Report Combined Fast/Slow Timing ; Off ; ; ; ;
; Ignore Clock Settings ; Off ; ; ; ;
; Analyze latches as synchronous elements ; On ; ; ; ;
; Enable Recovery/Removal analysis ; Off ; ; ; ;
; Enable Clock Latency ; Off ; ; ; ;
; Number of source nodes to report per destination node ; 10 ; ; ; ;
; Number of destination nodes to report ; 10 ; ; ; ;
; Number of paths to report ; 200 ; ; ; ;
; Report Minimum Timing Checks ; Off ; ; ; ;
; Use Fast Timing Models ; Off ; ; ; ;
; Report IO Paths Separately ; Off ; ; ; ;
+-------------------------------------------------------+--------------------+------+----+-------------+
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock ; ; User Pin ; None ; 0.000 ns ; 0.000 ns ; -- ; N/A ; N/A ; N/A ; ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock' ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period) ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A ; 498.75 MHz ( period = 2.005 ns ) ; counter[2] ; product[4]~reg0 ; clock ; clock ; None ; None ; 1.821 ns ;
; N/A ; 498.75 MHz ( period = 2.005 ns ) ; counter[2] ; product[5]~reg0 ; clock ; clock ; None ; None ; 1.821 ns ;
; N/A ; 498.75 MHz ( period = 2.005 ns ) ; counter[2] ; product[6]~reg0 ; clock ; clock ; None ; None ; 1.821 ns ;
; N/A ; 498.75 MHz ( period = 2.005 ns ) ; counter[2] ; product[1]~reg0 ; clock ; clock ; None ; None ; 1.821 ns ;
; N/A ; 498.75 MHz ( period = 2.005 ns ) ; counter[2] ; product[7]~reg0 ; clock ; clock ; None ; None ; 1.821 ns ;
; N/A ; 498.75 MHz ( period = 2.005 ns ) ; counter[2] ; product[2]~reg0 ; clock ; clock ; None ; None ; 1.821 ns ;
; N/A ; 498.75 MHz ( period = 2.005 ns ) ; counter[2] ; product[3]~reg0 ; clock ; clock ; None ; None ; 1.821 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[0] ; product[4]~reg0 ; clock ; clock ; None ; None ; 1.691 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[0] ; product[5]~reg0 ; clock ; clock ; None ; None ; 1.691 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[0] ; product[6]~reg0 ; clock ; clock ; None ; None ; 1.691 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[0] ; product[1]~reg0 ; clock ; clock ; None ; None ; 1.691 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[0] ; product[7]~reg0 ; clock ; clock ; None ; None ; 1.691 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[0] ; product[2]~reg0 ; clock ; clock ; None ; None ; 1.691 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[0] ; product[3]~reg0 ; clock ; clock ; None ; None ; 1.691 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; product[4]~reg0 ; product[6]~reg0 ; clock ; clock ; None ; None ; 1.687 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; product[4]~reg0 ; product[4]~reg0 ; clock ; clock ; None ; None ; 1.644 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[1] ; product[1]~reg0 ; clock ; clock ; None ; None ; 1.621 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[1] ; product[2]~reg0 ; clock ; clock ; None ; None ; 1.621 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[1] ; counter[0] ; clock ; clock ; None ; None ; 1.617 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[1] ; product[4]~reg0 ; clock ; clock ; None ; None ; 1.615 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; product[4]~reg0 ; product[7]~reg0 ; clock ; clock ; None ; None ; 1.577 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[1] ; product[3]~reg0 ; clock ; clock ; None ; None ; 1.536 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state ; product[4]~reg0 ; clock ; clock ; None ; None ; 1.519 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state ; product[5]~reg0 ; clock ; clock ; None ; None ; 1.519 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state ; product[6]~reg0 ; clock ; clock ; None ; None ; 1.519 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state ; product[1]~reg0 ; clock ; clock ; None ; None ; 1.519 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state ; product[7]~reg0 ; clock ; clock ; None ; None ; 1.519 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state ; product[2]~reg0 ; clock ; clock ; None ; None ; 1.519 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state ; product[3]~reg0 ; clock ; clock ; None ; None ; 1.519 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[1] ; product[5]~reg0 ; clock ; clock ; None ; None ; 1.516 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[1] ; product[6]~reg0 ; clock ; clock ; None ; None ; 1.516 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[1] ; product[7]~reg0 ; clock ; clock ; None ; None ; 1.516 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; product[4]~reg0 ; product[3]~reg0 ; clock ; clock ; None ; None ; 1.516 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; product[4]~reg0 ; product[5]~reg0 ; clock ; clock ; None ; None ; 1.506 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; product[5]~reg0 ; product[6]~reg0 ; clock ; clock ; None ; None ; 1.465 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[0] ; counter[0] ; clock ; clock ; None ; None ; 1.464 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; product[6]~reg0 ; product[6]~reg0 ; clock ; clock ; None ; None ; 1.431 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[2] ; counter[0] ; clock ; clock ; None ; None ; 1.422 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; product[5]~reg0 ; product[4]~reg0 ; clock ; clock ; None ; None ; 1.394 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; product[7]~reg0 ; product[6]~reg0 ; clock ; clock ; None ; None ; 1.363 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; product[5]~reg0 ; product[7]~reg0 ; clock ; clock ; None ; None ; 1.355 ns ;
; N/A ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state ; multiplicand[0] ; clock ; clock ; None ; None ; 1.337 ns ;
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -