📄 log_module.tan.rpt
字号:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_5M ; ; User Pin ; None ; 0.000 ns ; 0.000 ns ; -- ; N/A ; N/A ; N/A ; ;
; clk_20M ; ; User Pin ; None ; 0.000 ns ; 0.000 ns ; -- ; N/A ; N/A ; N/A ; ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_5M' ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period) ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A ; 153.05 MHz ( period = 6.534 ns ) ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a11~porta_address_reg0 ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a11~porta_datain_reg0 ; clk_5M ; clk_5M ; None ; None ; 6.289 ns ;
; N/A ; 153.05 MHz ( period = 6.534 ns ) ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a11~porta_address_reg1 ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a11~porta_datain_reg0 ; clk_5M ; clk_5M ; None ; None ; 6.289 ns ;
; N/A ; 153.05 MHz ( period = 6.534 ns ) ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a11~porta_address_reg2 ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a11~porta_datain_reg0 ; clk_5M ; clk_5M ; None ; None ; 6.289 ns ;
; N/A ; 153.05 MHz ( period = 6.534 ns ) ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a11~porta_address_reg3 ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a11~porta_datain_reg0 ; clk_5M ; clk_5M ; None ; None ; 6.289 ns ;
; N/A ; 153.05 MHz ( period = 6.534 ns ) ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a11~porta_address_reg4 ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a11~porta_datain_reg0 ; clk_5M ; clk_5M ; None ; None ; 6.289 ns ;
; N/A ; 153.05 MHz ( period = 6.534 ns ) ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a11~porta_address_reg5 ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a11~porta_datain_reg0 ; clk_5M ; clk_5M ; None ; None ; 6.289 ns ;
; N/A ; 153.05 MHz ( period = 6.534 ns ) ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a11~porta_address_reg6 ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a11~porta_datain_reg0 ; clk_5M ; clk_5M ; None ; None ; 6.289 ns ;
; N/A ; 153.05 MHz ( period = 6.534 ns ) ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a11~porta_address_reg7 ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a11~porta_datain_reg0 ; clk_5M ; clk_5M ; None ; None ; 6.289 ns ;
; N/A ; 153.05 MHz ( period = 6.534 ns ) ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a11~porta_address_reg8 ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a11~porta_datain_reg0 ; clk_5M ; clk_5M ; None ; None ; 6.289 ns ;
; N/A ; 153.05 MHz ( period = 6.534 ns ) ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a11~porta_address_reg9 ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a11~porta_datain_reg0 ; clk_5M ; clk_5M ; None ; None ; 6.289 ns ;
; N/A ; 153.05 MHz ( period = 6.534 ns ) ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a11~porta_address_reg10 ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a11~porta_datain_reg0 ; clk_5M ; clk_5M ; None ; None ; 6.289 ns ;
; N/A ; 153.05 MHz ( period = 6.534 ns ) ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a11~porta_address_reg11 ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a11~porta_datain_reg0 ; clk_5M ; clk_5M ; None ; None ; 6.289 ns ;
; N/A ; 153.07 MHz ( period = 6.533 ns ) ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a11~porta_datain_reg0 ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a11~porta_datain_reg0 ; clk_5M ; clk_5M ; None ; None ; 6.289 ns ;
; N/A ; 156.42 MHz ( period = 6.393 ns ) ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a2~porta_address_reg0 ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a8~porta_datain_reg0 ; clk_5M ; clk_5M ; None ; None ; 6.142 ns ;
; N/A ; 156.42 MHz ( period = 6.393 ns ) ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a2~porta_address_reg1 ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a8~porta_datain_reg0 ; clk_5M ; clk_5M ; None ; None ; 6.142 ns ;
; N/A ; 156.42 MHz ( period = 6.393 ns ) ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a2~porta_address_reg2 ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a8~porta_datain_reg0 ; clk_5M ; clk_5M ; None ; None ; 6.142 ns ;
; N/A ; 156.42 MHz ( period = 6.393 ns ) ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a2~porta_address_reg3 ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a8~porta_datain_reg0 ; clk_5M ; clk_5M ; None ; None ; 6.142 ns ;
; N/A ; 156.42 MHz ( period = 6.393 ns ) ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a2~porta_address_reg4 ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a8~porta_datain_reg0 ; clk_5M ; clk_5M ; None ; None ; 6.142 ns ;
; N/A ; 156.42 MHz ( period = 6.393 ns ) ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a2~porta_address_reg5 ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a8~porta_datain_reg0 ; clk_5M ; clk_5M ; None ; None ; 6.142 ns ;
; N/A ; 156.42 MHz ( period = 6.393 ns ) ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a2~porta_address_reg6 ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a8~porta_datain_reg0 ; clk_5M ; clk_5M ; None ; None ; 6.142 ns ;
; N/A ; 156.42 MHz ( period = 6.393 ns ) ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a2~porta_address_reg7 ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a8~porta_datain_reg0 ; clk_5M ; clk_5M ; None ; None ; 6.142 ns ;
; N/A ; 156.42 MHz ( period = 6.393 ns ) ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a2~porta_address_reg8 ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a8~porta_datain_reg0 ; clk_5M ; clk_5M ; None ; None ; 6.142 ns ;
; N/A ; 156.42 MHz ( period = 6.393 ns ) ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a2~porta_address_reg9 ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a8~porta_datain_reg0 ; clk_5M ; clk_5M ; None ; None ; 6.142 ns ;
; N/A ; 156.42 MHz ( period = 6.393 ns ) ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a2~porta_address_reg10 ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a8~porta_datain_reg0 ; clk_5M ; clk_5M ; None ; None ; 6.142 ns ;
; N/A ; 156.42 MHz ( period = 6.393 ns ) ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a2~porta_address_reg11 ; ram_8k_6:log_data_ram|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_9l01:auto_generated|ram_block1a8~porta_datain_reg0 ; clk_5M ; clk_5M ; None ; None ; 6.142 ns ;
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -