mv_drv.h

tuner扫描

		MV_SYNCHRONIZE_REG, \
		MV_SYNCHRONIZE_MASK, \
		MV_SYNCHRONIZE_START, \
		(MV_BIT)(x)); \
}

#define MV_drv_vbv_delay() \
(MV_T16BITS)( \
   MV_GET_RW_SETTING( \
		MV_VBV_DELAY_REG, \
		MV_VBV_DELAY_MASK, \
		MV_VBV_DELAY_START) \
)

#define MV_drv_set_vbv_delay( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_VBV_DELAY_REG, \
		MV_VBV_DELAY_MASK, \
		MV_VBV_DELAY_START, \
		(MV_T16BITS)(x)); \
}

#define MV_drv_vbv_buffer_size() \
(MV_T10BITS)( \
   MV_GET_RW_SETTING( \
		MV_VBV_BUFFER_SIZE_REG, \
		MV_VBV_BUFFER_SIZE_MASK, \
		MV_VBV_BUFFER_SIZE_START) \
)

#define MV_drv_set_vbv_buffer_size( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_VBV_BUFFER_SIZE_REG, \
		MV_VBV_BUFFER_SIZE_MASK, \
		MV_VBV_BUFFER_SIZE_START, \
		(MV_T10BITS)(x)); \
}

#define MV_drv_video_bitrate() \
(MV_T18BITS)( \
   MV_GET_RW_SETTING( \
		MV_VIDEO_BITRATE_REG, \
		MV_VIDEO_BITRATE_MASK, \
		MV_VIDEO_BITRATE_START) \
)

#define MV_drv_set_video_bitrate( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_VIDEO_BITRATE_REG, \
		MV_VIDEO_BITRATE_MASK, \
		MV_VIDEO_BITRATE_START, \
		(MV_T18BITS)(x)); \
}

#define MV_drv_video_fifo_start() \
(MV_REG_SIZE)( \
   MV_GET_RW_SETTING( \
		MV_VIDEO_FIFO_START_REG, \
		MV_VIDEO_FIFO_START_MASK, \
		MV_VIDEO_FIFO_START_START) \
)

#define MV_drv_set_video_fifo_start( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_VIDEO_FIFO_START_REG, \
		MV_VIDEO_FIFO_START_MASK, \
		MV_VIDEO_FIFO_START_START, \
		(MV_REG_SIZE)(x)); \
}

#define MV_drv_video_fifo_size() \
(MV_REG_SIZE)( \
   MV_GET_RW_SETTING( \
		MV_VIDEO_FIFO_SIZE_REG, \
		MV_VIDEO_FIFO_SIZE_MASK, \
		MV_VIDEO_FIFO_SIZE_START) \
)

#define MV_drv_set_video_fifo_size( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_VIDEO_FIFO_SIZE_REG, \
		MV_VIDEO_FIFO_SIZE_MASK, \
		MV_VIDEO_FIFO_SIZE_START, \
		(MV_REG_SIZE)(x)); \
}

#define MV_drv_video_fifo_under() \
(MV_REG_SIZE)( \
   MV_GET_RW_SETTING( \
		MV_VIDEO_FIFO_UNDER_REG, \
		MV_VIDEO_FIFO_UNDER_MASK, \
		MV_VIDEO_FIFO_UNDER_START) \
)

#define MV_drv_set_video_fifo_under( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_VIDEO_FIFO_UNDER_REG, \
		MV_VIDEO_FIFO_UNDER_MASK, \
		MV_VIDEO_FIFO_UNDER_START, \
		(MV_REG_SIZE)(x)); \
}

#define MV_drv_video_fifo_over() \
(MV_REG_SIZE)( \
   MV_GET_RW_SETTING( \
		MV_VIDEO_FIFO_OVER_REG, \
		MV_VIDEO_FIFO_OVER_MASK, \
		MV_VIDEO_FIFO_OVER_START) \
)

#define MV_drv_set_video_fifo_over( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_VIDEO_FIFO_OVER_REG, \
		MV_VIDEO_FIFO_OVER_MASK, \
		MV_VIDEO_FIFO_OVER_START, \
		(MV_REG_SIZE)(x)); \
}

#define MV_drv_video_fifo_bfm_update() \
(MV_BIT)( \
   MV_GET_RW_SETTING( \
		MV_VIDEO_FIFO_BFM_UPDATE_REG, \
		MV_VIDEO_FIFO_BFM_UPDATE_MASK, \
		MV_VIDEO_FIFO_BFM_UPDATE_START) \
)

#define MV_drv_set_video_fifo_bfm_update( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_VIDEO_FIFO_BFM_UPDATE_REG, \
		MV_VIDEO_FIFO_BFM_UPDATE_MASK, \
		MV_VIDEO_FIFO_BFM_UPDATE_START, \
		(MV_BIT)(x)); \
}

#define MV_drv_video_fifo_bfm_dec() \
(MV_BIT)( \
   MV_GET_RW_SETTING( \
		MV_VIDEO_FIFO_BFM_DEC_REG, \
		MV_VIDEO_FIFO_BFM_DEC_MASK, \
		MV_VIDEO_FIFO_BFM_DEC_START) \
)

#define MV_drv_set_video_fifo_bfm_dec( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_VIDEO_FIFO_BFM_DEC_REG, \
		MV_VIDEO_FIFO_BFM_DEC_MASK, \
		MV_VIDEO_FIFO_BFM_DEC_START, \
		(MV_BIT)(x)); \
}

#define MV_drv_video_fifo_rdpt_update() \
(MV_BIT)( \
   MV_GET_RW_SETTING( \
		MV_VIDEO_FIFO_RDPT_UPDATE_REG, \
		MV_VIDEO_FIFO_RDPT_UPDATE_MASK, \
		MV_VIDEO_FIFO_RDPT_UPDATE_START) \
)

#define MV_drv_set_video_fifo_rdpt_update( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_VIDEO_FIFO_RDPT_UPDATE_REG, \
		MV_VIDEO_FIFO_RDPT_UPDATE_MASK, \
		MV_VIDEO_FIFO_RDPT_UPDATE_START, \
		(MV_BIT)(x)); \
}

#define MV_drv_clear_video_fifo_bfm() \
(MV_BIT)( \
   MV_GET_RW_SETTING( \
		MV_CLEAR_VIDEO_FIFO_BFM_REG, \
		MV_CLEAR_VIDEO_FIFO_BFM_MASK, \
		MV_CLEAR_VIDEO_FIFO_BFM_START) \
)

#define MV_drv_set_clear_video_fifo_bfm( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_CLEAR_VIDEO_FIFO_BFM_REG, \
		MV_CLEAR_VIDEO_FIFO_BFM_MASK, \
		MV_CLEAR_VIDEO_FIFO_BFM_START, \
		(MV_BIT)(x)); \
}

#define MV_drv_start_still_fifo_read() \
(MV_BIT)( \
   MV_GET_RW_SETTING( \
		MV_START_STILL_FIFO_READ_REG, \
		MV_START_STILL_FIFO_READ_MASK, \
		MV_START_STILL_FIFO_READ_START) \
)

#define MV_drv_set_start_still_fifo_read( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_START_STILL_FIFO_READ_REG, \
		MV_START_STILL_FIFO_READ_MASK, \
		MV_START_STILL_FIFO_READ_START, \
		(MV_BIT)(x)); \
}

#define MV_drv_video_fifo_nxt_value() \
(MV_REG_SIZE)( \
   MV_GET_RW_SETTING( \
		MV_VIDEO_FIFO_NXT_VALUE_REG, \
		MV_VIDEO_FIFO_NXT_VALUE_MASK, \
		MV_VIDEO_FIFO_NXT_VALUE_START) \
)

#define MV_drv_set_video_fifo_nxt_value( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_VIDEO_FIFO_NXT_VALUE_REG, \
		MV_VIDEO_FIFO_NXT_VALUE_MASK, \
		MV_VIDEO_FIFO_NXT_VALUE_START, \
		(MV_REG_SIZE)(x)); \
}

#define MV_drv_video_fifo_rdpt_cur() \
(MV_REG_SIZE)( \
   MV_GET_RW_SETTING( \
		MV_VIDEO_FIFO_RDPT_CUR_REG, \
		MV_VIDEO_FIFO_RDPT_CUR_MASK, \
		MV_VIDEO_FIFO_RDPT_CUR_START) \
)

#define MV_drv_set_video_fifo_rdpt_cur( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_VIDEO_FIFO_RDPT_CUR_REG, \
		MV_VIDEO_FIFO_RDPT_CUR_MASK, \
		MV_VIDEO_FIFO_RDPT_CUR_START, \
		(MV_REG_SIZE)(x)); \
}

#define MV_drv_video_fifo_bfmu_cur() \
(MV_REG_SIZE)( \
   MV_GET_RW_SETTING( \
		MV_VIDEO_FIFO_BFMU_CUR_REG, \
		MV_VIDEO_FIFO_BFMU_CUR_MASK, \
		MV_VIDEO_FIFO_BFMU_CUR_START) \
)

#define MV_drv_set_video_fifo_bfmu_cur( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_VIDEO_FIFO_BFMU_CUR_REG, \
		MV_VIDEO_FIFO_BFMU_CUR_MASK, \
		MV_VIDEO_FIFO_BFMU_CUR_START, \
		(MV_REG_SIZE)(x)); \
}

#define MV_drv_video_fifo_bfmo_cur() \
(MV_REG_SIZE)( \
   MV_GET_RW_SETTING( \
		MV_VIDEO_FIFO_BFMO_CUR_REG, \
		MV_VIDEO_FIFO_BFMO_CUR_MASK, \
		MV_VIDEO_FIFO_BFMO_CUR_START) \
)

#define MV_drv_set_video_fifo_bfmo_cur( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_VIDEO_FIFO_BFMO_CUR_REG, \
		MV_VIDEO_FIFO_BFMO_CUR_MASK, \
		MV_VIDEO_FIFO_BFMO_CUR_START, \
		(MV_REG_SIZE)(x)); \
}

#define MV_drv_still_fifo_start() \
(MV_REG_SIZE)( \
   MV_GET_RW_SETTING( \
		MV_STILL_FIFO_START_REG, \
		MV_STILL_FIFO_START_MASK, \
		MV_STILL_FIFO_START_START) \
)

#define MV_drv_set_still_fifo_start( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_STILL_FIFO_START_REG, \
		MV_STILL_FIFO_START_MASK, \
		MV_STILL_FIFO_START_START, \
		(MV_REG_SIZE)(x)); \
}

#define MV_drv_still_fifo_size() \
(MV_REG_SIZE)( \
   MV_GET_RW_SETTING( \
		MV_STILL_FIFO_SIZE_REG, \
		MV_STILL_FIFO_SIZE_MASK, \
		MV_STILL_FIFO_SIZE_START) \
)

#define MV_drv_set_still_fifo_size( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_STILL_FIFO_SIZE_REG, \
		MV_STILL_FIFO_SIZE_MASK, \
		MV_STILL_FIFO_SIZE_START, \
		(MV_REG_SIZE)(x)); \
}

#define MV_drv_setup_video_fifo() \
(MV_BIT)( \
   MV_GET_RW_SETTING( \
		MV_SETUP_VIDEO_FIFO_REG, \
		MV_SETUP_VIDEO_FIFO_MASK, \
		MV_SETUP_VIDEO_FIFO_START) \
)

#define MV_drv_set_setup_video_fifo( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_SETUP_VIDEO_FIFO_REG, \
		MV_SETUP_VIDEO_FIFO_MASK, \
		MV_SETUP_VIDEO_FIFO_START, \
		(MV_BIT)(x)); \
}

#define MV_drv_setup_buffer_number() \
(MV_T6BITS)( \
   MV_GET_RW_SETTING( \
		MV_SETUP_BUFFER_NUMBER_REG, \
		MV_SETUP_BUFFER_NUMBER_MASK, \
		MV_SETUP_BUFFER_NUMBER_START) \
)

#define MV_drv_set_setup_buffer_number( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_SETUP_BUFFER_NUMBER_REG, \
		MV_SETUP_BUFFER_NUMBER_MASK, \
		MV_SETUP_BUFFER_NUMBER_START, \
		(MV_T6BITS)(x)); \
}

#define MV_drv_seq_hor_size() \
(MV_SEQ_HOR_SIZE)( \
   MV_GET_RW_SETTING( \
		MV_SEQ_HOR_SIZE_REG, \
		MV_SEQ_HOR_SIZE_MASK, \
		MV_SEQ_HOR_SIZE_START) \
)

#define MV_drv_set_seq_hor_size( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_SEQ_HOR_SIZE_REG, \
		MV_SEQ_HOR_SIZE_MASK, \
		MV_SEQ_HOR_SIZE_START, \
		(MV_SEQ_HOR_SIZE)(x)); \
}

#define MV_drv_seq_ver_size() \
(MV_SEQ_VER_SIZE)( \
   MV_GET_RW_SETTING( \
		MV_SEQ_VER_SIZE_REG, \
		MV_SEQ_VER_SIZE_MASK, \
		MV_SEQ_VER_SIZE_START) \
)

#define MV_drv_set_seq_ver_size( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_SEQ_VER_SIZE_REG, \
		MV_SEQ_VER_SIZE_MASK, \
		MV_SEQ_VER_SIZE_START, \
		(MV_SEQ_VER_SIZE)(x)); \
}

#define MV_drv_centre_hor_offset() \
(MV_CENTRE_HOR_OFFSET)( \
   MV_GET_RW_SETTING( \
		MV_CENTRE_HOR_OFFSET_REG, \
		MV_CENTRE_HOR_OFFSET_MASK, \
		MV_CENTRE_HOR_OFFSET_START) \
)

#define MV_drv_set_centre_hor_offset( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_CENTRE_HOR_OFFSET_REG, \
		MV_CENTRE_HOR_OFFSET_MASK, \
		MV_CENTRE_HOR_OFFSET_START, \
		(MV_CENTRE_HOR_OFFSET)(x)); \
}

#define MV_drv_centre_ver_offset() \
(MV_CENTRE_VER_OFFSET)( \
   MV_GET_RW_SETTING( \
		MV_CENTRE_VER_OFFSET_REG, \
		MV_CENTRE_VER_OFFSET_MASK, \
		MV_CENTRE_VER_OFFSET_START) \
)

#define MV_drv_set_centre_ver_offset( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_CENTRE_VER_OFFSET_REG, \
		MV_CENTRE_VER_OFFSET_MASK, \
		MV_CENTRE_VER_OFFSET_START, \
		(MV_CENTRE_VER_OFFSET)(x)); \
}

#define MV_drv_disp_hor_size() \
(MV_DISP_SIZE)( \
   MV_GET_RW_SETTING( \
		MV_DISP_HOR_SIZE_REG, \
		MV_DISP_HOR_SIZE_MASK, \
		MV_DISP_HOR_SIZE_START) \
)

#define MV_drv_set_disp_hor_size( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_DISP_HOR_SIZE_REG, \
		MV_DISP_HOR_SIZE_MASK, \
		MV_DISP_HOR_SIZE_START, \
		(MV_DISP_SIZE)(x)); \
}

#define MV_drv_disp_ver_size() \
(MV_DISP_SIZE)( \
   MV_GET_RW_SETTING( \
		MV_DISP_VER_SIZE_REG, \
		MV_DISP_VER_SIZE_MASK, \
		MV_DISP_VER_SIZE_START) \
)

#define MV_drv_set_disp_ver_size( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_DISP_VER_SIZE_REG, \
		MV_DISP_VER_SIZE_MASK, \
		MV_DISP_VER_SIZE_START, \
		(MV_DISP_SIZE)(x)); \
}

#define MV_drv_constraint() \
(MV_BIT)( \
   MV_GET_RW_SETTING( \
		MV_CONSTRAINT_REG, \
		MV_CONSTRAINT_MASK, \
		MV_CONSTRAINT_START) \
)

#define MV_drv_set_constraint( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_CONSTRAINT_REG, \
		MV_CONSTRAINT_MASK, \
		MV_CONSTRAINT_START, \
		(MV_BIT)(x)); \
}

#define MV_drv_coding_type() \
(MV_PICTURE_CODING_TYPE)( \
   MV_GET_RW_SETTING( \
		MV_CODING_TYPE_REG, \
		MV_CODING_TYPE_MASK, \
		MV_CODING_TYPE_START) \
)

#define MV_drv_set_coding_type( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_CODING_TYPE_REG, \
		MV_CODING_TYPE_MASK, \
		MV_CODING_TYPE_START, \
		(MV_PICTURE_CODING_TYPE)(x)); \
}

#define MV_drv_picture_structure() \
(MV_PICTURE_STRUCTURE)( \
   MV_GET_RW_SETTING( \
		MV_PICTURE_STRUCTURE_REG, \
		MV_PICTURE_STRUCTURE_MASK, \
		MV_PICTURE_STRUCTURE_START) \
)

#define MV_drv_set_picture_structure( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_PICTURE_STRUCTURE_REG, \
		MV_PICTURE_STRUCTURE_MASK, \
		MV_PICTURE_STRUCTURE_START, \
		(MV_PICTURE_STRUCTURE)(x)); \
}

#define MV_drv_progressive_frame() \
(MV_BIT)( \
   MV_GET_RW_SETTING( \
		MV_PROGRESSIVE_FRAME_REG, \
		MV_PROGRESSIVE_FRAME_MASK, \
		MV_PROGRESSIVE_FRAME_START) \
)

#define MV_drv_set_progressive_frame( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_PROGRESSIVE_FRAME_REG, \
		MV_PROGRESSIVE_FRAME_MASK, \
		MV_PROGRESSIVE_FRAME_START, \
		(MV_BIT)(x)); \
}

#define MV_drv_top_field_first() \
(MV_BIT)( \
   MV_GET_RW_SETTING( \
		MV_TOP_FIELD_FIRST_REG, \
		MV_TOP_FIELD_FIRST_MASK, \
		MV_TOP_FIELD_FIRST_START) \
)

#define MV_drv_set_top_field_first( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_TOP_FIELD_FIRST_REG, \
		MV_TOP_FIELD_FIRST_MASK, \
		MV_TOP_FIELD_FIRST_START, \
		(MV_BIT)(x)); \
}