mv_drv.h

tuner扫描

		(MV_TOP_FREE)(x)); \
}

#define MV_drv_d_ctx_bottom_free_nxt() \
(MV_BOTTOM_FREE)( \
   MV_GET_RW_SETTING( \
		MV_D_CTX_BOTTOM_FREE_NXT_REG, \
		MV_D_CTX_BOTTOM_FREE_NXT_MASK, \
		MV_D_CTX_BOTTOM_FREE_NXT_START) \
)

#define MV_drv_set_d_ctx_bottom_free_nxt( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_D_CTX_BOTTOM_FREE_NXT_REG, \
		MV_D_CTX_BOTTOM_FREE_NXT_MASK, \
		MV_D_CTX_BOTTOM_FREE_NXT_START, \
		(MV_BOTTOM_FREE)(x)); \
}

#define MV_drv_d_ctx_tab_label_nxt() \
(MV_TAB_LABEL)( \
   MV_GET_RW_SETTING( \
		MV_D_CTX_TAB_LABEL_NXT_REG, \
		MV_D_CTX_TAB_LABEL_NXT_MASK, \
		MV_D_CTX_TAB_LABEL_NXT_START) \
)

#define MV_drv_set_d_ctx_tab_label_nxt( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_D_CTX_TAB_LABEL_NXT_REG, \
		MV_D_CTX_TAB_LABEL_NXT_MASK, \
		MV_D_CTX_TAB_LABEL_NXT_START, \
		(MV_TAB_LABEL)(x)); \
}

#define MV_drv_d_ctx_storing_format_nxt() \
(MV_STORING_FORMAT)( \
   MV_GET_RW_SETTING( \
		MV_D_CTX_STORING_FORMAT_NXT_REG, \
		MV_D_CTX_STORING_FORMAT_NXT_MASK, \
		MV_D_CTX_STORING_FORMAT_NXT_START) \
)

#define MV_drv_set_d_ctx_storing_format_nxt( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_D_CTX_STORING_FORMAT_NXT_REG, \
		MV_D_CTX_STORING_FORMAT_NXT_MASK, \
		MV_D_CTX_STORING_FORMAT_NXT_START, \
		(MV_STORING_FORMAT)(x)); \
}

#define MV_drv_fbm_event() \
(MV_FBM_EVENT)( \
   MV_GET_RW_SETTING( \
		MV_FBM_EVENT_REG, \
		MV_FBM_EVENT_MASK, \
		MV_FBM_EVENT_START) \
)

#define MV_drv_set_fbm_event( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_FBM_EVENT_REG, \
		MV_FBM_EVENT_MASK, \
		MV_FBM_EVENT_START, \
		(MV_FBM_EVENT)(x)); \
}

#define MV_drv_fbm_event_enable() \
(MV_FBM_EVENT)( \
   MV_GET_RW_SETTING( \
		MV_FBM_EVENT_ENABLE_REG, \
		MV_FBM_EVENT_ENABLE_MASK, \
		MV_FBM_EVENT_ENABLE_START) \
)

#define MV_drv_set_fbm_event_enable( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_FBM_EVENT_ENABLE_REG, \
		MV_FBM_EVENT_ENABLE_MASK, \
		MV_FBM_EVENT_ENABLE_START, \
		(MV_FBM_EVENT)(x)); \
}

#define MV_drv_fbm_event_clear() \
(MV_FBM_EVENT)( \
   MV_GET_RW_SETTING( \
		MV_FBM_EVENT_CLEAR_REG, \
		MV_FBM_EVENT_CLEAR_MASK, \
		MV_FBM_EVENT_CLEAR_START) \
)

#define MV_drv_set_fbm_event_clear( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_FBM_EVENT_CLEAR_REG, \
		MV_FBM_EVENT_CLEAR_MASK, \
		MV_FBM_EVENT_CLEAR_START, \
		(MV_FBM_EVENT)(x)); \
}

#define MV_drv_fbm_event_set() \
(MV_FBM_EVENT)( \
   MV_GET_RW_SETTING( \
		MV_FBM_EVENT_SET_REG, \
		MV_FBM_EVENT_SET_MASK, \
		MV_FBM_EVENT_SET_START) \
)

#define MV_drv_set_fbm_event_set( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_FBM_EVENT_SET_REG, \
		MV_FBM_EVENT_SET_MASK, \
		MV_FBM_EVENT_SET_START, \
		(MV_FBM_EVENT)(x)); \
}

#define MV_drv_high_flaged_error_lock() \
(MV_BIT)( \
   MV_GET_RW_SETTING( \
		MV_HIGH_FLAGED_ERROR_LOCK_REG, \
		MV_HIGH_FLAGED_ERROR_LOCK_MASK, \
		MV_HIGH_FLAGED_ERROR_LOCK_START) \
)

#define MV_drv_set_high_flaged_error_lock( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_HIGH_FLAGED_ERROR_LOCK_REG, \
		MV_HIGH_FLAGED_ERROR_LOCK_MASK, \
		MV_HIGH_FLAGED_ERROR_LOCK_START, \
		(MV_BIT)(x)); \
}

#define MV_drv_medium_flaged_error_lock() \
(MV_BIT)( \
   MV_GET_RW_SETTING( \
		MV_MEDIUM_FLAGED_ERROR_LOCK_REG, \
		MV_MEDIUM_FLAGED_ERROR_LOCK_MASK, \
		MV_MEDIUM_FLAGED_ERROR_LOCK_START) \
)

#define MV_drv_set_medium_flaged_error_lock( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_MEDIUM_FLAGED_ERROR_LOCK_REG, \
		MV_MEDIUM_FLAGED_ERROR_LOCK_MASK, \
		MV_MEDIUM_FLAGED_ERROR_LOCK_START, \
		(MV_BIT)(x)); \
}

#define MV_drv_low_flaged_error_lock() \
(MV_BIT)( \
   MV_GET_RW_SETTING( \
		MV_LOW_FLAGED_ERROR_LOCK_REG, \
		MV_LOW_FLAGED_ERROR_LOCK_MASK, \
		MV_LOW_FLAGED_ERROR_LOCK_START) \
)

#define MV_drv_set_low_flaged_error_lock( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_LOW_FLAGED_ERROR_LOCK_REG, \
		MV_LOW_FLAGED_ERROR_LOCK_MASK, \
		MV_LOW_FLAGED_ERROR_LOCK_START, \
		(MV_BIT)(x)); \
}

#define MV_drv_vlc_coef_error_lock() \
(MV_BIT)( \
   MV_GET_RW_SETTING( \
		MV_VLC_COEF_ERROR_LOCK_REG, \
		MV_VLC_COEF_ERROR_LOCK_MASK, \
		MV_VLC_COEF_ERROR_LOCK_START) \
)

#define MV_drv_set_vlc_coef_error_lock( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_VLC_COEF_ERROR_LOCK_REG, \
		MV_VLC_COEF_ERROR_LOCK_MASK, \
		MV_VLC_COEF_ERROR_LOCK_START, \
		(MV_BIT)(x)); \
}

#define MV_drv_vlc_eob_miss_error_lock() \
(MV_BIT)( \
   MV_GET_RW_SETTING( \
		MV_VLC_EOB_MISS_ERROR_LOCK_REG, \
		MV_VLC_EOB_MISS_ERROR_LOCK_MASK, \
		MV_VLC_EOB_MISS_ERROR_LOCK_START) \
)

#define MV_drv_set_vlc_eob_miss_error_lock( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_VLC_EOB_MISS_ERROR_LOCK_REG, \
		MV_VLC_EOB_MISS_ERROR_LOCK_MASK, \
		MV_VLC_EOB_MISS_ERROR_LOCK_START, \
		(MV_BIT)(x)); \
}

#define MV_drv_vlc_mb_error_lock() \
(MV_BIT)( \
   MV_GET_RW_SETTING( \
		MV_VLC_MB_ERROR_LOCK_REG, \
		MV_VLC_MB_ERROR_LOCK_MASK, \
		MV_VLC_MB_ERROR_LOCK_START) \
)

#define MV_drv_set_vlc_mb_error_lock( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_VLC_MB_ERROR_LOCK_REG, \
		MV_VLC_MB_ERROR_LOCK_MASK, \
		MV_VLC_MB_ERROR_LOCK_START, \
		(MV_BIT)(x)); \
}

#define MV_drv_vect_error_lock() \
(MV_BIT)( \
   MV_GET_RW_SETTING( \
		MV_VECT_ERROR_LOCK_REG, \
		MV_VECT_ERROR_LOCK_MASK, \
		MV_VECT_ERROR_LOCK_START) \
)

#define MV_drv_set_vect_error_lock( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_VECT_ERROR_LOCK_REG, \
		MV_VECT_ERROR_LOCK_MASK, \
		MV_VECT_ERROR_LOCK_START, \
		(MV_BIT)(x)); \
}

#define MV_drv_MBline_number_disp() \
(MV_T6BITS)( \
   MV_GET_RW_SETTING( \
		MV_MBLINE_NUMBER_DISP_REG, \
		MV_MBLINE_NUMBER_DISP_MASK, \
		MV_MBLINE_NUMBER_DISP_START) \
)

#define MV_drv_set_MBline_number_disp( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_MBLINE_NUMBER_DISP_REG, \
		MV_MBLINE_NUMBER_DISP_MASK, \
		MV_MBLINE_NUMBER_DISP_START, \
		(MV_T6BITS)(x)); \
}

#define MV_drv_MBline_number_decoded() \
(MV_T6BITS)( \
   MV_GET_RW_SETTING( \
		MV_MBLINE_NUMBER_DECODED_REG, \
		MV_MBLINE_NUMBER_DECODED_MASK, \
		MV_MBLINE_NUMBER_DECODED_START) \
)

#define MV_drv_set_MBline_number_decoded( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_MBLINE_NUMBER_DECODED_REG, \
		MV_MBLINE_NUMBER_DECODED_MASK, \
		MV_MBLINE_NUMBER_DECODED_START, \
		(MV_T6BITS)(x)); \
}

#define MV_drv_set_fbm_cmd( x ) \
{ \
   MV_SET_WS_SETTING( \
		MV_FBM_CMD_REG, \
		MV_FBM_CMD_MASK, \
		MV_FBM_CMD_START, \
		(MV_FBM_CMD_ALL)(x)); \
}

#define MV_drv_video_int_status() \
(MV_VIDEO_INT_STATUS)( \
   MV_GET_RW_SETTING( \
		MV_VIDEO_INT_STATUS_REG, \
		MV_VIDEO_INT_STATUS_MASK, \
		MV_VIDEO_INT_STATUS_START) \
)

#define MV_drv_set_video_int_status( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_VIDEO_INT_STATUS_REG, \
		MV_VIDEO_INT_STATUS_MASK, \
		MV_VIDEO_INT_STATUS_START, \
		(MV_VIDEO_INT_STATUS)(x)); \
}

#define MV_drv_video_int_enable() \
(MV_VIDEO_INT_STATUS)( \
   MV_GET_RW_SETTING( \
		MV_VIDEO_INT_ENABLE_REG, \
		MV_VIDEO_INT_ENABLE_MASK, \
		MV_VIDEO_INT_ENABLE_START) \
)

#define MV_drv_set_video_int_enable( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_VIDEO_INT_ENABLE_REG, \
		MV_VIDEO_INT_ENABLE_MASK, \
		MV_VIDEO_INT_ENABLE_START, \
		(MV_VIDEO_INT_STATUS)(x)); \
}

#define MV_drv_video_int_clear() \
(MV_VIDEO_INT_STATUS)( \
   MV_GET_RW_SETTING( \
		MV_VIDEO_INT_CLEAR_REG, \
		MV_VIDEO_INT_CLEAR_MASK, \
		MV_VIDEO_INT_CLEAR_START) \
)

#define MV_drv_set_video_int_clear( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_VIDEO_INT_CLEAR_REG, \
		MV_VIDEO_INT_CLEAR_MASK, \
		MV_VIDEO_INT_CLEAR_START, \
		(MV_VIDEO_INT_STATUS)(x)); \
}

#define MV_drv_video_int_set() \
(MV_VIDEO_INT_STATUS)( \
   MV_GET_RW_SETTING( \
		MV_VIDEO_INT_SET_REG, \
		MV_VIDEO_INT_SET_MASK, \
		MV_VIDEO_INT_SET_START) \
)

#define MV_drv_set_video_int_set( x ) \
{ \
   MV_SET_RWS_SETTING( \
		MV_VIDEO_INT_SET_REG, \
		MV_VIDEO_INT_SET_MASK, \
		MV_VIDEO_INT_SET_START, \
		(MV_VIDEO_INT_STATUS)(x)); \
}

#define MV_drv_dss_mode() \
(MV_BIT)( \
   MV_GET_RW_SETTING( \
		MV_DSS_MODE_REG, \
		MV_DSS_MODE_MASK, \
		MV_DSS_MODE_START) \
)

#define MV_drv_set_dss_mode( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_DSS_MODE_REG, \
		MV_DSS_MODE_MASK, \
		MV_DSS_MODE_START, \
		(MV_BIT)(x)); \
}

#define MV_drv_video_format_selection() \
(MV_DATA_FORMAT)( \
   MV_GET_RW_SETTING( \
		MV_VIDEO_FORMAT_SELECTION_REG, \
		MV_VIDEO_FORMAT_SELECTION_MASK, \
		MV_VIDEO_FORMAT_SELECTION_START) \
)

#define MV_drv_set_video_format_selection( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_VIDEO_FORMAT_SELECTION_REG, \
		MV_VIDEO_FORMAT_SELECTION_MASK, \
		MV_VIDEO_FORMAT_SELECTION_START, \
		(MV_DATA_FORMAT)(x)); \
}

#define MV_drv_video_fifo_disable() \
(MV_BIT)( \
   MV_GET_RW_SETTING( \
		MV_VIDEO_FIFO_DISABLE_REG, \
		MV_VIDEO_FIFO_DISABLE_MASK, \
		MV_VIDEO_FIFO_DISABLE_START) \
)

#define MV_drv_set_video_fifo_disable( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_VIDEO_FIFO_DISABLE_REG, \
		MV_VIDEO_FIFO_DISABLE_MASK, \
		MV_VIDEO_FIFO_DISABLE_START, \
		(MV_BIT)(x)); \
}

#define MV_drv_video_synchronisation_mode() \
(MV_VIDEO_BUF_CTRL)( \
   MV_GET_RW_SETTING( \
		MV_VIDEO_SYNCHRONISATION_MODE_REG, \
		MV_VIDEO_SYNCHRONISATION_MODE_MASK, \
		MV_VIDEO_SYNCHRONISATION_MODE_START) \
)

#define MV_drv_set_video_synchronisation_mode( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_VIDEO_SYNCHRONISATION_MODE_REG, \
		MV_VIDEO_SYNCHRONISATION_MODE_MASK, \
		MV_VIDEO_SYNCHRONISATION_MODE_START, \
		(MV_VIDEO_BUF_CTRL)(x)); \
}

#define MV_drv_video_decoder_reset() \
(MV_BIT)( \
   MV_GET_RW_SETTING( \
		MV_VIDEO_DECODER_RESET_REG, \
		MV_VIDEO_DECODER_RESET_MASK, \
		MV_VIDEO_DECODER_RESET_START) \
)

#define MV_drv_set_video_decoder_reset( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_VIDEO_DECODER_RESET_REG, \
		MV_VIDEO_DECODER_RESET_MASK, \
		MV_VIDEO_DECODER_RESET_START, \
		(MV_BIT)(x)); \
}

#define MV_drv_mpeg_reset() \
(MV_BIT)( \
   MV_GET_RW_SETTING( \
		MV_MPEG_RESET_REG, \
		MV_MPEG_RESET_MASK, \
		MV_MPEG_RESET_START) \
)

#define MV_drv_set_mpeg_reset( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_MPEG_RESET_REG, \
		MV_MPEG_RESET_MASK, \
		MV_MPEG_RESET_START, \
		(MV_BIT)(x)); \
}

#define MV_drv_load_stcb() \
(MV_BIT)( \
   MV_GET_RW_SETTING( \
		MV_LOAD_STCB_REG, \
		MV_LOAD_STCB_MASK, \
		MV_LOAD_STCB_START) \
)

#define MV_drv_set_load_stcb( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_LOAD_STCB_REG, \
		MV_LOAD_STCB_MASK, \
		MV_LOAD_STCB_START, \
		(MV_BIT)(x)); \
}

#define MV_drv_load_stca() \
(MV_BIT)( \
   MV_GET_RW_SETTING( \
		MV_LOAD_STCA_REG, \
		MV_LOAD_STCA_MASK, \
		MV_LOAD_STCA_START) \
)

#define MV_drv_set_load_stca( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_LOAD_STCA_REG, \
		MV_LOAD_STCA_MASK, \
		MV_LOAD_STCA_START, \
		(MV_BIT)(x)); \
}

#define MV_drv_load_dts() \
(MV_BIT)( \
   MV_GET_RW_SETTING( \
		MV_LOAD_DTS_REG, \
		MV_LOAD_DTS_MASK, \
		MV_LOAD_DTS_START) \
)

#define MV_drv_set_load_dts( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_LOAD_DTS_REG, \
		MV_LOAD_DTS_MASK, \
		MV_LOAD_DTS_START, \
		(MV_BIT)(x)); \
}

#define MV_drv_discard() \
(MV_BIT)( \
   MV_GET_RW_SETTING( \
		MV_DISCARD_REG, \
		MV_DISCARD_MASK, \
		MV_DISCARD_START) \
)

#define MV_drv_set_discard( x ) \
{ \
   MV_SET_RW_SETTING( \
		MV_DISCARD_REG, \
		MV_DISCARD_MASK, \
		MV_DISCARD_START, \
		(MV_BIT)(x)); \
}

#define MV_drv_synchronize() \
(MV_BIT)( \
   MV_GET_RW_SETTING( \
		MV_SYNCHRONIZE_REG, \
		MV_SYNCHRONIZE_MASK, \
		MV_SYNCHRONIZE_START) \
)

#define MV_drv_set_synchronize( x ) \
{ \
   MV_SET_RW_SETTING( \