uart_regs.tan.summary

UART串行通讯FPGA实现

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : 8.811 ns
Required Time  : 12.000 ns
Actual Time    : 3.189 ns
From           : wb_addr_i[2]
To             : dl[15]
From Clock     : --
To Clock       : wb_we_i
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 15.629 ns
From           : lcr[7]
To             : wb_dat_o[3]
From Clock     : wb_we_i
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 17.486 ns
From           : wb_addr_i[1]
To             : wb_dat_o[3]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : 3.762 ns
Required Time  : 3.000 ns
Actual Time    : -0.762 ns
From           : wb_addr_i[0]
To             : rx_reset
From Clock     : --
To Clock       : wb_we_i
Failed Paths   : 0

Type           : Worst-case Minimum tco
Slack          : N/A
Required Time  : None
Actual Time    : 7.989 ns
From           : lcr[6]
To             : stx_pad_o
From Clock     : wb_we_i
To Clock       : --
Failed Paths   : 0

Type           : Worst-case Minimum tpd
Slack          : N/A
Required Time  : None
Actual Time    : 10.829 ns
From           : wb_addr_i[2]
To             : wb_dat_o[0]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : 1.965 ns
Required Time  : 130.01 MHz ( period = 7.692 ns )
Actual Time    : 174.61 MHz ( period = 5.727 ns )
From           : dlc[0]
To             : dlc[15]
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'wb_we_i'
Slack          : N/A
Required Time  : None
Actual Time    : 282.01 MHz ( period = 3.546 ns )
From           : lcr[7]
To             : dl[3]
From Clock     : wb_we_i
To Clock       : wb_we_i
Failed Paths   : 0

Type           : Clock Hold: 'clk'
Slack          : 0.528 ns
Required Time  : 130.01 MHz ( period = 7.692 ns )
Actual Time    : N/A
From           : uart_transmitter:transmitter|tf_pop
To             : uart_transmitter:transmitter|tf_pop
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------