serialport.fit.eqn

VHDL基础的编程源代码

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--B1_delay_counter[0] is counter:inst|delay_counter[0] at LC127
B1_delay_counter[0]_reg_input = VCC;
B1_delay_counter[0] = TFFE(B1_delay_counter[0]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );


--D1_delay_counter[9] is baud_div:inst3|delay_counter[9] at LC15
D1_delay_counter[9]_p1_out = D1_delay_counter[8] & D1_delay_counter[3] & D1_delay_counter[2] & D1_delay_counter[7] & D1_delay_counter[6] & B1_delay_counter[0] & D1_delay_counter[1] & D1_delay_counter[5] & D1_delay_counter[4];
D1_delay_counter[9]_reg_input = D1_delay_counter[9]_p1_out;
D1_delay_counter[9] = TFFE(D1_delay_counter[9]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );

--E1L24 is serialport_rx:inst4|idata[1]~2110 at LC15
E1L24_p0_out = rx & !E1_bit_index[1] & E1_bit_index[0] & !E1_bit_index[2] & M1_dffs[3] & M1_dffs[2] & M1_dffs[1] & M1_dffs[0] & E1_currentState[2] & reset & !E1_currentState[3] & !E1_idata[1];
E1L24_p2_out = rx & !E1_bit_index[1] & E1_bit_index[0] & !E1_bit_index[2] & M1_dffs[3] & M1_dffs[2] & M1_dffs[1] & M1_dffs[0] & !E1_currentState[2] & reset & !E1_idata[1] & E1_currentState[0] & !E1_currentState[1];
E1L24_p3_out = rx & !E1_bit_index[1] & E1_bit_index[0] & !E1_bit_index[2] & M1_dffs[3] & M1_dffs[2] & M1_dffs[1] & M1_dffs[0] & !E1_currentState[2] & reset & E1_currentState[3] & !E1_idata[1] & !E1_currentState[0];
E1L24_p4_out = rx & !E1_bit_index[1] & E1_bit_index[0] & !E1_bit_index[2] & M1_dffs[3] & M1_dffs[2] & M1_dffs[1] & M1_dffs[0] & reset & !E1_currentState[3] & !E1_idata[1] & E1_currentState[1];
E1L24 = E1L24_p0_out # E1L24_p2_out # E1L24_p3_out # E1L24_p4_out;


--B1_delay_counter[1] is counter:inst|delay_counter[1] at LC121
B1_delay_counter[1]_reg_input = B1_delay_counter[0];
B1_delay_counter[1] = TFFE(B1_delay_counter[1]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );

--C1L48 is ledarray_drv:inst2|Mux~11914 at LC121
C1L48_p2_out = !C1_next_cs[7] & C1_next_cs[6] & !C1_next_cs[5] & !C1_next_cs[4] & !C1_next_cs[3] & C1_next_cs[0] & !C1_next_cs[2] & !C1_next_cs[1];
C1L48_p3_out = !C1_next_cs[7] & !C1_next_cs[6] & !C1_next_cs[5] & C1_next_cs[4] & !C1_next_cs[3] & C1_next_cs[0] & !C1_next_cs[2] & !C1_next_cs[1];
C1L48_p4_out = !C1_next_cs[7] & !C1_next_cs[6] & C1_next_cs[5] & !C1_next_cs[4] & !C1_next_cs[3] & C1_next_cs[0] & !C1_next_cs[2] & !C1_next_cs[1];
C1L48 = C1L48_p2_out # C1L48_p3_out # C1L48_p4_out;


--D1_delay_counter[1] is baud_div:inst3|delay_counter[1] at LC47
D1_delay_counter[1]_p1_out = !D1_delay_counter[8] & D1_delay_counter[3] & D1_delay_counter[2] & !D1_delay_counter[7] & !D1_delay_counter[12] & !D1_delay_counter[4] & !D1_delay_counter[10] & !D1_delay_counter[9] & !D1_delay_counter[13] & D1_delay_counter[6] & !D1_delay_counter[14] & !D1_delay_counter[5] & !D1_delay_counter[11] & !D1_delay_counter[1];
D1_delay_counter[1]_or_out = D1_delay_counter[1]_p1_out # !B1_delay_counter[0];
D1_delay_counter[1]_reg_input = !D1_delay_counter[1]_or_out;
D1_delay_counter[1] = TFFE(D1_delay_counter[1]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );


--D1_delay_counter[10] is baud_div:inst3|delay_counter[10] at LC13
D1_delay_counter[10]_p1_out = D1_delay_counter[9] & D1_delay_counter[8] & D1_delay_counter[3] & D1_delay_counter[2] & D1_delay_counter[7] & D1_delay_counter[6] & B1_delay_counter[0] & D1_delay_counter[1] & D1_delay_counter[5] & D1_delay_counter[4];
D1_delay_counter[10]_reg_input = D1_delay_counter[10]_p1_out;
D1_delay_counter[10] = TFFE(D1_delay_counter[10]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );

--E1L26 is serialport_rx:inst4|idata[2]~2115 at LC13
E1L26_p0_out = rx & E1_bit_index[1] & !E1_bit_index[0] & !E1_bit_index[2] & M1_dffs[3] & M1_dffs[2] & M1_dffs[1] & M1_dffs[0] & E1_currentState[2] & reset & !E1_currentState[3] & !E1_idata[2];
E1L26_p2_out = rx & E1_bit_index[1] & !E1_bit_index[0] & !E1_bit_index[2] & M1_dffs[3] & M1_dffs[2] & M1_dffs[1] & M1_dffs[0] & !E1_currentState[2] & reset & !E1_idata[2] & E1_currentState[0] & !E1_currentState[1];
E1L26_p3_out = rx & E1_bit_index[1] & !E1_bit_index[0] & !E1_bit_index[2] & M1_dffs[3] & M1_dffs[2] & M1_dffs[1] & M1_dffs[0] & !E1_currentState[2] & reset & E1_currentState[3] & !E1_idata[2] & !E1_currentState[0];
E1L26_p4_out = rx & E1_bit_index[1] & !E1_bit_index[0] & !E1_bit_index[2] & M1_dffs[3] & M1_dffs[2] & M1_dffs[1] & M1_dffs[0] & reset & !E1_currentState[3] & !E1_idata[2] & E1_currentState[1];
E1L26 = E1L26_p0_out # E1L26_p2_out # E1L26_p3_out # E1L26_p4_out;


--B1_delay_counter[2] is counter:inst|delay_counter[2] at LC83
B1_delay_counter[2]_p1_out = B1_delay_counter[1] & B1_delay_counter[0];
B1_delay_counter[2]_reg_input = B1_delay_counter[2]_p1_out;
B1_delay_counter[2] = TFFE(B1_delay_counter[2]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );

--C1L52 is ledarray_drv:inst2|Mux~11931 at LC83
C1L52_p2_out = !C1_next_cs[2] & !C1_next_cs[3] & C1_next_cs[0] & !C1_next_cs[1] & !C1_next_cs[7] & !C1_next_cs[5] & !C1_next_cs[4] & !C1_next_cs[6];
C1L52_p3_out = C1_next_cs[2] & C1L14;
C1L52_p4_out = C1_next_cs[3] & C1L15;
C1L52 = C1L52_p2_out # C1L52_p3_out # C1L52_p4_out;


--D1_delay_counter[11] is baud_div:inst3|delay_counter[11] at LC11
D1_delay_counter[11]_p1_out = D1_delay_counter[10] & D1_delay_counter[9] & D1_delay_counter[8] & D1_delay_counter[3] & D1_delay_counter[2] & D1_delay_counter[7] & D1_delay_counter[6] & B1_delay_counter[0] & D1_delay_counter[1] & D1_delay_counter[5] & D1_delay_counter[4];
D1_delay_counter[11]_reg_input = D1_delay_counter[11]_p1_out;
D1_delay_counter[11] = TFFE(D1_delay_counter[11]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );

--E1L34 is serialport_rx:inst4|idata[6]~2120 at LC11
E1L34_p0_out = rx & M1_dffs[3] & M1_dffs[2] & M1_dffs[1] & M1_dffs[0] & !E1_bit_index[0] & E1_bit_index[2] & E1_bit_index[1] & E1_currentState[2] & reset & !E1_currentState[3] & !E1_idata[6];
E1L34_p2_out = rx & M1_dffs[3] & M1_dffs[2] & M1_dffs[1] & M1_dffs[0] & !E1_bit_index[0] & E1_bit_index[2] & E1_bit_index[1] & !E1_currentState[2] & reset & !E1_idata[6] & E1_currentState[0] & !E1_currentState[1];
E1L34_p3_out = rx & M1_dffs[3] & M1_dffs[2] & M1_dffs[1] & M1_dffs[0] & !E1_bit_index[0] & E1_bit_index[2] & E1_bit_index[1] & !E1_currentState[2] & reset & E1_currentState[3] & !E1_idata[6] & !E1_currentState[0];
E1L34_p4_out = rx & M1_dffs[3] & M1_dffs[2] & M1_dffs[1] & M1_dffs[0] & !E1_bit_index[0] & E1_bit_index[2] & E1_bit_index[1] & reset & !E1_currentState[3] & !E1_idata[6] & E1_currentState[1];
E1L34 = E1L34_p0_out # E1L34_p2_out # E1L34_p3_out # E1L34_p4_out;


--D1_delay_counter[2] is baud_div:inst3|delay_counter[2] at LC6
D1_delay_counter[2]_p1_out = !D1_delay_counter[8] & D1_delay_counter[3] & !D1_delay_counter[7] & !D1_delay_counter[12] & !D1_delay_counter[4] & !D1_delay_counter[10] & !D1_delay_counter[9] & !D1_delay_counter[13] & D1_delay_counter[6] & !D1_delay_counter[14] & !D1_delay_counter[5] & !D1_delay_counter[11] & B1_delay_counter[0] & D1_delay_counter[2];
D1_delay_counter[2]_p2_out = B1_delay_counter[0] & D1_delay_counter[1];
D1_delay_counter[2]_or_out = D1_delay_counter[2]_p1_out # D1_delay_counter[2]_p2_out;
D1_delay_counter[2]_reg_input = D1_delay_counter[2]_or_out;
D1_delay_counter[2] = TFFE(D1_delay_counter[2]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );


--B1_delay_counter[3] is counter:inst|delay_counter[3] at LC95
B1_delay_counter[3]_p1_out = B1_delay_counter[2] & B1_delay_counter[1] & B1_delay_counter[0];
B1_delay_counter[3]_reg_input = B1_delay_counter[3]_p1_out;
B1_delay_counter[3] = TFFE(B1_delay_counter[3]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );

--C1L57 is ledarray_drv:inst2|Mux~11956 at LC95
C1L57_p2_out = !C1_next_cs[6] & !C1_next_cs[5] & !C1_next_cs[4] & C1_next_cs[0] & !C1_next_cs[3] & !C1_next_cs[2] & !C1_next_cs[1] & !C1_next_cs[7];
C1L57_p3_out = C1_next_cs[2] & C1L14;
C1L57_p4_out = C1_next_cs[1] & C1L28;
C1L57 = C1L57_p2_out # C1L57_p3_out # C1L57_p4_out;


--D1_delay_counter[12] is baud_div:inst3|delay_counter[12] at LC3
D1_delay_counter[12]_p1_out = D1_delay_counter[11] & D1_delay_counter[10] & D1_delay_counter[9] & D1_delay_counter[8] & D1_delay_counter[3] & D1_delay_counter[2] & D1_delay_counter[7] & D1_delay_counter[6] & B1_delay_counter[0] & D1_delay_counter[1] & D1_delay_counter[5] & D1_delay_counter[4];
D1_delay_counter[12]_reg_input = D1_delay_counter[12]_p1_out;
D1_delay_counter[12] = TFFE(D1_delay_counter[12]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );

--E1L32 is serialport_rx:inst4|idata[5]~2125 at LC3
E1L32_p0_out = rx & E1_bit_index[0] & M1_dffs[3] & M1_dffs[2] & M1_dffs[1] & M1_dffs[0] & !E1_bit_index[1] & E1_bit_index[2] & E1_currentState[2] & reset & !E1_currentState[3] & !E1_idata[5];
E1L32_p2_out = rx & E1_bit_index[0] & M1_dffs[3] & M1_dffs[2] & M1_dffs[1] & M1_dffs[0] & !E1_bit_index[1] & E1_bit_index[2] & !E1_currentState[2] & reset & !E1_idata[5] & E1_currentState[0] & !E1_currentState[1];
E1L32_p3_out = rx & E1_bit_index[0] & M1_dffs[3] & M1_dffs[2] & M1_dffs[1] & M1_dffs[0] & !E1_bit_index[1] & E1_bit_index[2] & !E1_currentState[2] & reset & E1_currentState[3] & !E1_idata[5] & !E1_currentState[0];
E1L32_p4_out = rx & E1_bit_index[0] & M1_dffs[3] & M1_dffs[2] & M1_dffs[1] & M1_dffs[0] & !E1_bit_index[1] & E1_bit_index[2] & reset & !E1_currentState[3] & !E1_idata[5] & E1_currentState[1];
E1L32 = E1L32_p0_out # E1L32_p2_out # E1L32_p3_out # E1L32_p4_out;


--B1_delay_counter[4] is counter:inst|delay_counter[4] at LC103
B1_delay_counter[4]_p1_out = B1_delay_counter[3] & B1_delay_counter[2] & B1_delay_counter[1] & B1_delay_counter[0];
B1_delay_counter[4]_reg_input = B1_delay_counter[4]_p1_out;
B1_delay_counter[4] = TFFE(B1_delay_counter[4]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );

--C1L58 is ledarray_drv:inst2|Mux~11960 at LC103
C1L58_p3_out = C1L44 & !E1_data[3] & reset & !E1_data[6] & E1_data[4] & E1_data[5] & E1_data[0];
C1L58_p4_out = reset & !E1_data[6] & E1_data[4] & E1_data[5] & C1L45 & !C1_next_cs[0] & !E1_data[2];
C1L58 = C1L58_p3_out # C1L58_p4_out;


--D1_delay_counter[4] is baud_div:inst3|delay_counter[4] at LC49
D1_delay_counter[4]_p1_out = D1_delay_counter[3] & D1_delay_counter[2] & B1_delay_counter[0] & D1_delay_counter[1];
D1_delay_counter[4]_reg_input = D1_delay_counter[4]_p1_out;
D1_delay_counter[4] = TFFE(D1_delay_counter[4]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );

--E1L51 is serialport_rx:inst4|nextState~1810 at LC49
E1L51_p2_out = !M1_dffs[1] & M1_dffs[3] & !M1_dffs[0] & !M1_dffs[2] & !rx & !E1_currentState[0] & !E1_currentState[2] & !E1_currentState[3] & !E1_currentState[1];
E1L51_p3_out = !rx & E1_nextState[0] & !E1_currentState[0] & !E1_currentState[2] & !E1_currentState[3] & !E1_currentState[1];
E1L51_p4_out = E1_nextState[0] & !E1L43 & A1L21;
E1L51 = E1L51_p2_out # E1L51_p3_out # E1L51_p4_out;


--D1_delay_counter[13] is baud_div:inst3|delay_counter[13] at LC9
D1_delay_counter[13]_p1_out = D1_delay_counter[12] & D1_delay_counter[11] & D1_delay_counter[10] & D1_delay_counter[9] & D1_delay_counter[8] & D1_delay_counter[3] & D1_delay_counter[2] & D1_delay_counter[7] & D1_delay_counter[6] & B1_delay_counter[0] & D1_delay_counter[1] & D1_delay_counter[5] & D1_delay_counter[4];
D1_delay_counter[13]_reg_input = D1_delay_counter[13]_p1_out;
D1_delay_counter[13] = TFFE(D1_delay_counter[13]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );

--E1L22 is serialport_rx:inst4|idata[0]~2135 at LC9
E1L22_p0_out = rx & !E1_bit_index[1] & !E1_bit_index[0] & !E1_bit_index[2] & M1_dffs[3] & M1_dffs[2] & M1_dffs[1] & M1_dffs[0] & E1_currentState[2] & reset & !E1_currentState[3] & !E1_idata[0];
E1L22_p2_out = rx & !E1_bit_index[1] & !E1_bit_index[0] & !E1_bit_index[2] & M1_dffs[3] & M1_dffs[2] & M1_dffs[1] & M1_dffs[0] & !E1_currentState[2] & reset & !E1_idata[0] & E1_currentState[0] & !E1_currentState[1];
E1L22_p3_out = rx & !E1_bit_index[1] & !E1_bit_index[0] & !E1_bit_index[2] & M1_dffs[3] & M1_dffs[2] & M1_dffs[1] & M1_dffs[0] & !E1_currentState[2] & reset & E1_currentState[3] & !E1_idata[0] & !E1_currentState[0];
E1L22_p4_out = rx & !E1_bit_index[1] & !E1_bit_index[0] & !E1_bit_index[2] & M1_dffs[3] & M1_dffs[2] & M1_dffs[1] & M1_dffs[0] & reset & !E1_currentState[3] & !E1_idata[0] & E1_currentState[1];
E1L22 = E1L22_p0_out # E1L22_p2_out # E1L22_p3_out # E1L22_p4_out;


--D1_delay_counter[5] is baud_div:inst3|delay_counter[5] at LC54
D1_delay_counter[5]_p1_out = D1_delay_counter[4] & D1_delay_counter[3] & D1_delay_counter[2] & B1_delay_counter[0] & D1_delay_counter[1];
D1_delay_counter[5]_reg_input = D1_delay_counter[5]_p1_out;
D1_delay_counter[5] = TFFE(D1_delay_counter[5]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );

--E1L5 is serialport_rx:inst4|bit_index[1]~122 at LC54
E1L5_p0_out = E1_bit_index[0] & M1_dffs[3] & M1_dffs[2] & M1_dffs[1] & M1_dffs[0] & !E1_currentState[3] & reset & E1_currentState[2] & !E1_bit_index[1];
E1L5_p2_out = E1_bit_index[0] & M1_dffs[3] & M1_dffs[2] & M1_dffs[1] & M1_dffs[0] & reset & !E1_currentState[2] & !E1_bit_index[1] & E1_currentState[0] & !E1_currentState[1];
E1L5_p3_out = E1_bit_index[0] & M1_dffs[3] & M1_dffs[2] & M1_dffs[1] & M1_dffs[0] & E1_currentState[3] & reset & !E1_currentState[2] & !E1_bit_index[1] & !E1_currentState[0];
E1L5_p4_out = E1_bit_index[0] & M1_dffs[3] & M1_dffs[2] & M1_dffs[1] & M1_dffs[0] & !E1_currentState[3] & reset & !E1_bit_index[1] & E1_currentState[1];
E1L5 = E1L5_p0_out # E1L5_p2_out # E1L5_p3_out # E1L5_p4_out;


--B1L17 is counter:inst|delay_counter~383 at SEXP29
B1L17 = EXP(B1_delay_counter[9] & !B1_delay_counter[12] & B1_delay_counter[11] & B1_delay_counter[10] & B1_delay_counter[7] & B1_delay_counter[6] & B1_delay_counter[13] & !B1_delay_counter[8]);


--B1L18 is counter:inst|delay_counter~384 at SEXP28
B1L18 = EXP(B1_delay_counter[3] & B1_delay_counter[2] & B1_delay_counter[1] & B1_delay_counter[0] & B1_delay_counter[4]);


--B1_delay_counter[5] is counter:inst|delay_counter[5] at LC28
B1_delay_counter[5]_p1_out = B1L17 & !B1_delay_counter[5] & B1_delay_counter[4] & B1_delay_counter[3] & B1_delay_counter[2] & B1_delay_counter[1] & B1_delay_counter[0];
B1_delay_counter[5]_p2_out = B1_delay_counter[5] & B1L18;
B1_delay_counter[5]_or_out = B1_delay_counter[5]_p1_out # B1_delay_counter[5]_p2_out;
B1_delay_counter[5]_reg_input = B1_delay_counter[5]_or_out;
B1_delay_counter[5] = DFFE(B1_delay_counter[5]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );