serialport.map.eqn

VHDL基础的编程源代码

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--B1_delay_counter[0] is counter_out:inst|delay_counter[0]
B1_delay_counter[0]_reg_input = VCC;
B1_delay_counter[0] = TFFE(B1_delay_counter[0]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );


--A1L12 is rtl~407
A1L12_p0_out = !J3_dffs[17] & !J3_dffs[16] & baudrate[2] & !baudrate[0] & !baudrate[3] & J3_dffs[0] & !baudrate[1] & !J3_dffs[1] & !J3_dffs[2] & !J3_dffs[3] & !J3_dffs[4] & J3_dffs[5] & J3_dffs[6] & J3_dffs[7] & !J3_dffs[8] & !J3_dffs[9] & J3_dffs[10] & !J3_dffs[11] & !J3_dffs[12] & !J3_dffs[13] & !J3_dffs[14] & !J3_dffs[15];
A1L12_p1_out = !J3_dffs[17] & !J3_dffs[16] & !baudrate[2] & baudrate[0] & baudrate[3] & J3_dffs[0] & baudrate[1] & !J3_dffs[1] & !J3_dffs[2] & !J3_dffs[3] & J3_dffs[4] & !J3_dffs[5] & !J3_dffs[6] & !J3_dffs[7] & !J3_dffs[8] & !J3_dffs[9] & !J3_dffs[10] & !J3_dffs[11] & !J3_dffs[12] & !J3_dffs[13] & !J3_dffs[14] & !J3_dffs[15];
A1L12_p2_out = !J3_dffs[17] & !J3_dffs[16] & !baudrate[2] & baudrate[0] & baudrate[3] & J3_dffs[0] & !baudrate[1] & J3_dffs[1] & !J3_dffs[2] & !J3_dffs[3] & J3_dffs[4] & J3_dffs[5] & !J3_dffs[6] & !J3_dffs[7] & !J3_dffs[8] & !J3_dffs[9] & !J3_dffs[10] & !J3_dffs[11] & !J3_dffs[12] & !J3_dffs[13] & !J3_dffs[14] & !J3_dffs[15];
A1L12_p3_out = !J3_dffs[17] & !J3_dffs[16] & !baudrate[2] & !baudrate[0] & baudrate[3] & J3_dffs[0] & baudrate[1] & J3_dffs[1] & !J3_dffs[2] & !J3_dffs[3] & !J3_dffs[4] & J3_dffs[5] & !J3_dffs[6] & !J3_dffs[7] & !J3_dffs[8] & !J3_dffs[9] & !J3_dffs[10] & !J3_dffs[11] & !J3_dffs[12] & !J3_dffs[13] & !J3_dffs[14] & !J3_dffs[15];
A1L12_p4_out = !J3_dffs[17] & !J3_dffs[16] & !baudrate[2] & !baudrate[0] & baudrate[3] & J3_dffs[0] & !baudrate[1] & J3_dffs[1] & J3_dffs[2] & !J3_dffs[3] & !J3_dffs[4] & J3_dffs[5] & J3_dffs[6] & !J3_dffs[7] & !J3_dffs[8] & !J3_dffs[9] & !J3_dffs[10] & !J3_dffs[11] & !J3_dffs[12] & !J3_dffs[13] & !J3_dffs[14] & !J3_dffs[15];
A1L12_or_out = A1L15 # A1L12_p0_out # A1L12_p1_out # A1L12_p2_out # A1L12_p3_out # A1L12_p4_out;
A1L12 = A1L12_or_out;


--J3_dffs[0] is baud_div:inst5|lpm_counter:delay_counter_rtl_2|dffs[0]
J3_dffs[0]_p1_out = !J3_dffs[0] & !A1L12;
J3_dffs[0]_or_out = J3_dffs[0]_p1_out;
J3_dffs[0]_reg_input = J3_dffs[0]_or_out;
J3_dffs[0] = DFFE(J3_dffs[0]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );


--J3_dffs[1] is baud_div:inst5|lpm_counter:delay_counter_rtl_2|dffs[1]
J3_dffs[1]_p1_out = !A1L12 & J3_dffs[0] & !J3_dffs[1];
J3_dffs[1]_p2_out = !A1L12 & !J3_dffs[0] & J3_dffs[1];
J3_dffs[1]_or_out = J3_dffs[1]_p1_out # J3_dffs[1]_p2_out;
J3_dffs[1]_reg_input = J3_dffs[1]_or_out;
J3_dffs[1] = DFFE(J3_dffs[1]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );


--B1_delay_counter[1] is counter_out:inst|delay_counter[1]
B1_delay_counter[1]_or_out = B1_delay_counter[0];
B1_delay_counter[1]_reg_input = B1_delay_counter[1] $ B1_delay_counter[1]_or_out;
B1_delay_counter[1] = DFFE(B1_delay_counter[1]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );


--J3_dffs[2] is baud_div:inst5|lpm_counter:delay_counter_rtl_2|dffs[2]
J3_dffs[2]_p1_out = !A1L12 & J3_dffs[0] & J3_dffs[1];
J3_dffs[2]_p2_out = A1L12 & J3_dffs[2];
J3_dffs[2]_or_out = J3_dffs[2]_p1_out # J3_dffs[2]_p2_out;
J3_dffs[2]_reg_input = J3_dffs[2]_or_out;
J3_dffs[2] = TFFE(J3_dffs[2]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );


--B1_delay_counter[2] is counter_out:inst|delay_counter[2]
B1_delay_counter[2]_p1_out = B1_delay_counter[1] & B1_delay_counter[0];
B1_delay_counter[2]_or_out = B1_delay_counter[2];
B1_delay_counter[2]_reg_input = B1_delay_counter[2]_p1_out $ B1_delay_counter[2]_or_out;
B1_delay_counter[2] = DFFE(B1_delay_counter[2]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );


--J3_dffs[3] is baud_div:inst5|lpm_counter:delay_counter_rtl_2|dffs[3]
J3_dffs[3]_p1_out = !A1L12 & J3_dffs[2] & J3_dffs[0] & J3_dffs[1];
J3_dffs[3]_p2_out = A1L12 & J3_dffs[3];
J3_dffs[3]_or_out = J3_dffs[3]_p1_out # J3_dffs[3]_p2_out;
J3_dffs[3]_reg_input = J3_dffs[3]_or_out;
J3_dffs[3] = TFFE(J3_dffs[3]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );


--B1_delay_counter[3] is counter_out:inst|delay_counter[3]
B1_delay_counter[3]_p1_out = B1_delay_counter[2] & B1_delay_counter[1] & B1_delay_counter[0];
B1_delay_counter[3]_or_out = B1_delay_counter[3];
B1_delay_counter[3]_reg_input = B1_delay_counter[3]_p1_out $ B1_delay_counter[3]_or_out;
B1_delay_counter[3] = DFFE(B1_delay_counter[3]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );


--J3_dffs[4] is baud_div:inst5|lpm_counter:delay_counter_rtl_2|dffs[4]
J3_dffs[4]_p1_out = !A1L12 & J3_dffs[3] & J3_dffs[2] & J3_dffs[0] & J3_dffs[1];
J3_dffs[4]_p2_out = A1L12 & J3_dffs[4];
J3_dffs[4]_or_out = J3_dffs[4]_p1_out # J3_dffs[4]_p2_out;
J3_dffs[4]_reg_input = J3_dffs[4]_or_out;
J3_dffs[4] = TFFE(J3_dffs[4]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );


--J3_dffs[5] is baud_div:inst5|lpm_counter:delay_counter_rtl_2|dffs[5]
J3_dffs[5]_p1_out = !A1L12 & J3_dffs[4] & J3_dffs[3] & J3_dffs[2] & J3_dffs[0] & J3_dffs[1];
J3_dffs[5]_p2_out = A1L12 & J3_dffs[5];
J3_dffs[5]_or_out = J3_dffs[5]_p1_out # J3_dffs[5]_p2_out;
J3_dffs[5]_reg_input = J3_dffs[5]_or_out;
J3_dffs[5] = TFFE(J3_dffs[5]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );


--B1_delay_counter[4] is counter_out:inst|delay_counter[4]
B1_delay_counter[4]_p1_out = B1_delay_counter[3] & B1_delay_counter[2] & B1_delay_counter[1] & B1_delay_counter[0];
B1_delay_counter[4]_or_out = B1_delay_counter[4];
B1_delay_counter[4]_reg_input = B1_delay_counter[4]_p1_out $ B1_delay_counter[4]_or_out;
B1_delay_counter[4] = DFFE(B1_delay_counter[4]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );


--J3_dffs[6] is baud_div:inst5|lpm_counter:delay_counter_rtl_2|dffs[6]
J3_dffs[6]_p1_out = !A1L12 & J3_dffs[5] & J3_dffs[4] & J3_dffs[3] & J3_dffs[2] & J3_dffs[0] & J3_dffs[1];
J3_dffs[6]_p2_out = A1L12 & J3_dffs[6];
J3_dffs[6]_or_out = J3_dffs[6]_p1_out # J3_dffs[6]_p2_out;
J3_dffs[6]_reg_input = J3_dffs[6]_or_out;
J3_dffs[6] = TFFE(J3_dffs[6]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );


--B1_delay_counter[5] is counter_out:inst|delay_counter[5]
B1_delay_counter[5]_p1_out = B1_delay_counter[4] & B1_delay_counter[3] & B1_delay_counter[2] & B1_delay_counter[1] & B1_delay_counter[0];
B1_delay_counter[5]_or_out = B1_delay_counter[5];
B1_delay_counter[5]_reg_input = B1_delay_counter[5]_p1_out $ B1_delay_counter[5]_or_out;
B1_delay_counter[5] = DFFE(B1_delay_counter[5]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );


--J3_dffs[7] is baud_div:inst5|lpm_counter:delay_counter_rtl_2|dffs[7]
J3_dffs[7]_p1_out = !A1L12 & J3_dffs[6] & J3_dffs[5] & J3_dffs[4] & J3_dffs[3] & J3_dffs[2] & J3_dffs[0] & J3_dffs[1];
J3_dffs[7]_p2_out = A1L12 & J3_dffs[7];
J3_dffs[7]_or_out = J3_dffs[7]_p1_out # J3_dffs[7]_p2_out;
J3_dffs[7]_reg_input = J3_dffs[7]_or_out;
J3_dffs[7] = TFFE(J3_dffs[7]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );


--B1_delay_counter[6] is counter_out:inst|delay_counter[6]
B1_delay_counter[6]_p1_out = B1_delay_counter[5] & B1_delay_counter[4] & B1_delay_counter[3] & B1_delay_counter[2] & B1_delay_counter[1] & B1_delay_counter[0];
B1_delay_counter[6]_or_out = B1_delay_counter[6];
B1_delay_counter[6]_reg_input = B1_delay_counter[6]_p1_out $ B1_delay_counter[6]_or_out;
B1_delay_counter[6] = DFFE(B1_delay_counter[6]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );


--J3_dffs[8] is baud_div:inst5|lpm_counter:delay_counter_rtl_2|dffs[8]
J3_dffs[8]_p1_out = !A1L12 & J3_dffs[7] & J3_dffs[6] & J3_dffs[5] & J3_dffs[4] & J3_dffs[3] & J3_dffs[2] & J3_dffs[0] & J3_dffs[1];
J3_dffs[8]_p2_out = A1L12 & J3_dffs[8];
J3_dffs[8]_or_out = J3_dffs[8]_p1_out # J3_dffs[8]_p2_out;
J3_dffs[8]_reg_input = J3_dffs[8]_or_out;
J3_dffs[8] = TFFE(J3_dffs[8]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );


--J3_dffs[9] is baud_div:inst5|lpm_counter:delay_counter_rtl_2|dffs[9]
J3_dffs[9]_p1_out = !A1L12 & J3_dffs[8] & J3_dffs[7] & J3_dffs[6] & J3_dffs[5] & J3_dffs[4] & J3_dffs[3] & J3_dffs[2] & J3_dffs[0] & J3_dffs[1];
J3_dffs[9]_p2_out = A1L12 & J3_dffs[9];
J3_dffs[9]_or_out = J3_dffs[9]_p1_out # J3_dffs[9]_p2_out;
J3_dffs[9]_reg_input = J3_dffs[9]_or_out;
J3_dffs[9] = TFFE(J3_dffs[9]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );


--B1_delay_counter[7] is counter_out:inst|delay_counter[7]
B1_delay_counter[7]_p1_out = B1_delay_counter[6] & B1_delay_counter[5] & B1_delay_counter[4] & B1_delay_counter[3] & B1_delay_counter[2] & B1_delay_counter[1] & B1_delay_counter[0];
B1_delay_counter[7]_or_out = B1_delay_counter[7];
B1_delay_counter[7]_reg_input = B1_delay_counter[7]_p1_out $ B1_delay_counter[7]_or_out;
B1_delay_counter[7] = DFFE(B1_delay_counter[7]_reg_input, GLOBAL(clock_24M), GLOBAL(reset), , );


--J3_dffs[10] is baud_div:inst5|lpm_counter:delay_counter_rtl_2|dffs[10]
J3_dffs[10]_p1_out = !A1L12 & J3_dffs[9] & J3_dffs[8] & J3_dffs[7] & J3_dffs[6] & J3_dffs[5] & J3_dffs[4] & J3_dffs[3] & J3_dffs[2] & J3_dffs[0] & J3_dffs[1];
J3_dffs[10]_p2_out = A1L12 & J3_dffs[10];
J3_dffs[10]_or_out = J3_dffs[10]_p1_out # J3_dffs[10]_p2_out;
J3_dffs[10]_reg_input = J3_dffs[10]_or_out;