reset_key.map.eqn

VHDL基础的编程源代码

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--A1L14 is reset_in~2
A1L14_or_out = reset_in;
A1L14 = A1L14_or_out;


--A1L2 is key17_in~2
A1L2_or_out = key17_in;
A1L2 = A1L2_or_out;


--A1L5 is key18_in~2
A1L5_or_out = key18_in;
A1L5 = A1L5_or_out;


--A1L8 is key19_in~2
A1L8_or_out = key19_in;
A1L8 = A1L8_or_out;


--A1L11 is key20_in~2
A1L11_or_out = key20_in;
A1L11 = A1L11_or_out;


--reset_in is reset_in
--operation mode is input

reset_in = INPUT();


--key17_in is key17_in
--operation mode is input

key17_in = INPUT();


--key18_in is key18_in
--operation mode is input

key18_in = INPUT();


--key19_in is key19_in
--operation mode is input

key19_in = INPUT();


--key20_in is key20_in
--operation mode is input

key20_in = INPUT();


--reset_out is reset_out
--operation mode is output

reset_out = OUTPUT(A1L14);


--key17_out is key17_out
--operation mode is output

key17_out = OUTPUT(A1L2);


--key18_out is key18_out
--operation mode is output

key18_out = OUTPUT(A1L5);


--key19_out is key19_out
--operation mode is output

key19_out = OUTPUT(A1L8);


--key20_out is key20_out
--operation mode is output

key20_out = OUTPUT(A1L11);