decoder_3_8.flow.rpt

来自「利用CASE语句的3-8译码器,3个为数据输入,3个为控制端,分别为S1,S2,」· RPT 代码 · 共 96 行

Flow report for decoder_3_8
Tue Dec 23 07:28:58 2008
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Flow Summary                                                            ;
+-------------------------+-----------------------------------------------+
; Flow Status             ; Successful - Tue Dec 23 07:28:58 2008         ;
; Quartus II Version      ; 6.0 Build 202 06/20/2006 SP 1 SJ Full Version ;
; Revision Name           ; decoder_3_8                                   ;
; Top-level Entity Name   ; decoder_3_8                                   ;
; Family                  ; MAX II                                        ;
; Device                  ; EPM570F256C3                                  ;
; Timing Models           ; Final                                         ;
; Met timing requirements ; Yes                                           ;
; Total logic elements    ; 9 / 570 ( 2 % )                               ;
; Total pins              ; 14 / 160 ( 9 % )                              ;
; Total virtual pins      ; 0                                             ;
; UFM blocks              ; 0 / 1 ( 0 % )                                 ;
+-------------------------+-----------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 12/23/2008 07:28:49 ;
; Main task         ; Compilation         ;
; Revision Name     ; decoder_3_8         ;
+-------------------+---------------------+


+--------------------------------------------------------------------+
; Flow Non-Default Global Settings                                   ;
+-----------------+-------+---------------+-------------+------------+
; Assignment Name ; Value ; Default Value ; Entity Name ; Section Id ;
+-----------------+-------+---------------+-------------+------------+


+-------------------------------------+
; Flow Elapsed Time                   ;
+----------------------+--------------+
; Module Name          ; Elapsed Time ;
+----------------------+--------------+
; Analysis & Synthesis ; 00:00:01     ;
; Fitter               ; 00:00:01     ;
; Assembler            ; 00:00:02     ;
; Timing Analyzer      ; 00:00:01     ;
; Total                ; 00:00:05     ;
+----------------------+--------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off decoder_3_8 -c decoder_3_8
quartus_fit --read_settings_files=off --write_settings_files=off decoder_3_8 -c decoder_3_8
quartus_asm --read_settings_files=off --write_settings_files=off decoder_3_8 -c decoder_3_8
quartus_tan --read_settings_files=off --write_settings_files=off decoder_3_8 -c decoder_3_8