rl_shift.sim.rpt

来自「带有同步预置的加载左右移位寄存器VHDL源代码」· RPT 代码 · 共 404 行 · 第 1/4 页

RPT
404 行
字号
1234
; |RL_SHIFT|lpm_mux:Mux5|mux_p6c:auto_generated|w_result19w      ; |RL_SHIFT|lpm_mux:Mux5|mux_p6c:auto_generated|w_result19w      ; out0             ;
; |RL_SHIFT|lpm_mux:Mux4|mux_p6c:auto_generated|_~0              ; |RL_SHIFT|lpm_mux:Mux4|mux_p6c:auto_generated|_~0              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux4|mux_p6c:auto_generated|_~1              ; |RL_SHIFT|lpm_mux:Mux4|mux_p6c:auto_generated|_~1              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux4|mux_p6c:auto_generated|result_node[0]~0 ; |RL_SHIFT|lpm_mux:Mux4|mux_p6c:auto_generated|result_node[0]~0 ; out0             ;
; |RL_SHIFT|lpm_mux:Mux4|mux_p6c:auto_generated|_~2              ; |RL_SHIFT|lpm_mux:Mux4|mux_p6c:auto_generated|_~2              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux4|mux_p6c:auto_generated|_~3              ; |RL_SHIFT|lpm_mux:Mux4|mux_p6c:auto_generated|_~3              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux4|mux_p6c:auto_generated|result_node[0]~1 ; |RL_SHIFT|lpm_mux:Mux4|mux_p6c:auto_generated|result_node[0]~1 ; out0             ;
; |RL_SHIFT|lpm_mux:Mux4|mux_p6c:auto_generated|result_node[0]   ; |RL_SHIFT|lpm_mux:Mux4|mux_p6c:auto_generated|result_node[0]   ; out0             ;
; |RL_SHIFT|lpm_mux:Mux4|mux_p6c:auto_generated|_~4              ; |RL_SHIFT|lpm_mux:Mux4|mux_p6c:auto_generated|_~4              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux4|mux_p6c:auto_generated|_~5              ; |RL_SHIFT|lpm_mux:Mux4|mux_p6c:auto_generated|_~5              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux4|mux_p6c:auto_generated|_~6              ; |RL_SHIFT|lpm_mux:Mux4|mux_p6c:auto_generated|_~6              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux4|mux_p6c:auto_generated|w_result19w~0    ; |RL_SHIFT|lpm_mux:Mux4|mux_p6c:auto_generated|w_result19w~0    ; out0             ;
; |RL_SHIFT|lpm_mux:Mux4|mux_p6c:auto_generated|_~7              ; |RL_SHIFT|lpm_mux:Mux4|mux_p6c:auto_generated|_~7              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux4|mux_p6c:auto_generated|w_result19w~1    ; |RL_SHIFT|lpm_mux:Mux4|mux_p6c:auto_generated|w_result19w~1    ; out0             ;
; |RL_SHIFT|lpm_mux:Mux4|mux_p6c:auto_generated|w_result19w      ; |RL_SHIFT|lpm_mux:Mux4|mux_p6c:auto_generated|w_result19w      ; out0             ;
; |RL_SHIFT|lpm_mux:Mux3|mux_p6c:auto_generated|_~0              ; |RL_SHIFT|lpm_mux:Mux3|mux_p6c:auto_generated|_~0              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux3|mux_p6c:auto_generated|_~1              ; |RL_SHIFT|lpm_mux:Mux3|mux_p6c:auto_generated|_~1              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux3|mux_p6c:auto_generated|result_node[0]~0 ; |RL_SHIFT|lpm_mux:Mux3|mux_p6c:auto_generated|result_node[0]~0 ; out0             ;
; |RL_SHIFT|lpm_mux:Mux3|mux_p6c:auto_generated|_~2              ; |RL_SHIFT|lpm_mux:Mux3|mux_p6c:auto_generated|_~2              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux3|mux_p6c:auto_generated|_~3              ; |RL_SHIFT|lpm_mux:Mux3|mux_p6c:auto_generated|_~3              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux3|mux_p6c:auto_generated|result_node[0]~1 ; |RL_SHIFT|lpm_mux:Mux3|mux_p6c:auto_generated|result_node[0]~1 ; out0             ;
; |RL_SHIFT|lpm_mux:Mux3|mux_p6c:auto_generated|result_node[0]   ; |RL_SHIFT|lpm_mux:Mux3|mux_p6c:auto_generated|result_node[0]   ; out0             ;
; |RL_SHIFT|lpm_mux:Mux3|mux_p6c:auto_generated|_~4              ; |RL_SHIFT|lpm_mux:Mux3|mux_p6c:auto_generated|_~4              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux3|mux_p6c:auto_generated|_~5              ; |RL_SHIFT|lpm_mux:Mux3|mux_p6c:auto_generated|_~5              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux3|mux_p6c:auto_generated|_~6              ; |RL_SHIFT|lpm_mux:Mux3|mux_p6c:auto_generated|_~6              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux3|mux_p6c:auto_generated|w_result19w~0    ; |RL_SHIFT|lpm_mux:Mux3|mux_p6c:auto_generated|w_result19w~0    ; out0             ;
; |RL_SHIFT|lpm_mux:Mux3|mux_p6c:auto_generated|_~7              ; |RL_SHIFT|lpm_mux:Mux3|mux_p6c:auto_generated|_~7              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux3|mux_p6c:auto_generated|w_result19w~1    ; |RL_SHIFT|lpm_mux:Mux3|mux_p6c:auto_generated|w_result19w~1    ; out0             ;
; |RL_SHIFT|lpm_mux:Mux3|mux_p6c:auto_generated|w_result19w      ; |RL_SHIFT|lpm_mux:Mux3|mux_p6c:auto_generated|w_result19w      ; out0             ;
; |RL_SHIFT|lpm_mux:Mux2|mux_p6c:auto_generated|_~0              ; |RL_SHIFT|lpm_mux:Mux2|mux_p6c:auto_generated|_~0              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux2|mux_p6c:auto_generated|_~1              ; |RL_SHIFT|lpm_mux:Mux2|mux_p6c:auto_generated|_~1              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux2|mux_p6c:auto_generated|result_node[0]~0 ; |RL_SHIFT|lpm_mux:Mux2|mux_p6c:auto_generated|result_node[0]~0 ; out0             ;
; |RL_SHIFT|lpm_mux:Mux2|mux_p6c:auto_generated|_~2              ; |RL_SHIFT|lpm_mux:Mux2|mux_p6c:auto_generated|_~2              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux2|mux_p6c:auto_generated|_~3              ; |RL_SHIFT|lpm_mux:Mux2|mux_p6c:auto_generated|_~3              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux2|mux_p6c:auto_generated|result_node[0]~1 ; |RL_SHIFT|lpm_mux:Mux2|mux_p6c:auto_generated|result_node[0]~1 ; out0             ;
; |RL_SHIFT|lpm_mux:Mux2|mux_p6c:auto_generated|result_node[0]   ; |RL_SHIFT|lpm_mux:Mux2|mux_p6c:auto_generated|result_node[0]   ; out0             ;
; |RL_SHIFT|lpm_mux:Mux2|mux_p6c:auto_generated|_~4              ; |RL_SHIFT|lpm_mux:Mux2|mux_p6c:auto_generated|_~4              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux2|mux_p6c:auto_generated|_~5              ; |RL_SHIFT|lpm_mux:Mux2|mux_p6c:auto_generated|_~5              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux2|mux_p6c:auto_generated|_~6              ; |RL_SHIFT|lpm_mux:Mux2|mux_p6c:auto_generated|_~6              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux2|mux_p6c:auto_generated|w_result19w~0    ; |RL_SHIFT|lpm_mux:Mux2|mux_p6c:auto_generated|w_result19w~0    ; out0             ;
; |RL_SHIFT|lpm_mux:Mux2|mux_p6c:auto_generated|_~7              ; |RL_SHIFT|lpm_mux:Mux2|mux_p6c:auto_generated|_~7              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux2|mux_p6c:auto_generated|w_result19w~1    ; |RL_SHIFT|lpm_mux:Mux2|mux_p6c:auto_generated|w_result19w~1    ; out0             ;
; |RL_SHIFT|lpm_mux:Mux2|mux_p6c:auto_generated|w_result19w      ; |RL_SHIFT|lpm_mux:Mux2|mux_p6c:auto_generated|w_result19w      ; out0             ;
; |RL_SHIFT|lpm_mux:Mux1|mux_p6c:auto_generated|_~0              ; |RL_SHIFT|lpm_mux:Mux1|mux_p6c:auto_generated|_~0              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux1|mux_p6c:auto_generated|_~1              ; |RL_SHIFT|lpm_mux:Mux1|mux_p6c:auto_generated|_~1              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux1|mux_p6c:auto_generated|result_node[0]~0 ; |RL_SHIFT|lpm_mux:Mux1|mux_p6c:auto_generated|result_node[0]~0 ; out0             ;
; |RL_SHIFT|lpm_mux:Mux1|mux_p6c:auto_generated|_~2              ; |RL_SHIFT|lpm_mux:Mux1|mux_p6c:auto_generated|_~2              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux1|mux_p6c:auto_generated|_~3              ; |RL_SHIFT|lpm_mux:Mux1|mux_p6c:auto_generated|_~3              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux1|mux_p6c:auto_generated|result_node[0]~1 ; |RL_SHIFT|lpm_mux:Mux1|mux_p6c:auto_generated|result_node[0]~1 ; out0             ;
; |RL_SHIFT|lpm_mux:Mux1|mux_p6c:auto_generated|result_node[0]   ; |RL_SHIFT|lpm_mux:Mux1|mux_p6c:auto_generated|result_node[0]   ; out0             ;
; |RL_SHIFT|lpm_mux:Mux1|mux_p6c:auto_generated|_~4              ; |RL_SHIFT|lpm_mux:Mux1|mux_p6c:auto_generated|_~4              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux1|mux_p6c:auto_generated|_~5              ; |RL_SHIFT|lpm_mux:Mux1|mux_p6c:auto_generated|_~5              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux1|mux_p6c:auto_generated|_~6              ; |RL_SHIFT|lpm_mux:Mux1|mux_p6c:auto_generated|_~6              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux1|mux_p6c:auto_generated|w_result19w~0    ; |RL_SHIFT|lpm_mux:Mux1|mux_p6c:auto_generated|w_result19w~0    ; out0             ;
; |RL_SHIFT|lpm_mux:Mux1|mux_p6c:auto_generated|_~7              ; |RL_SHIFT|lpm_mux:Mux1|mux_p6c:auto_generated|_~7              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux1|mux_p6c:auto_generated|w_result19w~1    ; |RL_SHIFT|lpm_mux:Mux1|mux_p6c:auto_generated|w_result19w~1    ; out0             ;
; |RL_SHIFT|lpm_mux:Mux1|mux_p6c:auto_generated|w_result19w      ; |RL_SHIFT|lpm_mux:Mux1|mux_p6c:auto_generated|w_result19w      ; out0             ;
; |RL_SHIFT|lpm_mux:Mux0|mux_p6c:auto_generated|_~0              ; |RL_SHIFT|lpm_mux:Mux0|mux_p6c:auto_generated|_~0              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux0|mux_p6c:auto_generated|_~1              ; |RL_SHIFT|lpm_mux:Mux0|mux_p6c:auto_generated|_~1              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux0|mux_p6c:auto_generated|result_node[0]~0 ; |RL_SHIFT|lpm_mux:Mux0|mux_p6c:auto_generated|result_node[0]~0 ; out0             ;
; |RL_SHIFT|lpm_mux:Mux0|mux_p6c:auto_generated|_~2              ; |RL_SHIFT|lpm_mux:Mux0|mux_p6c:auto_generated|_~2              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux0|mux_p6c:auto_generated|_~3              ; |RL_SHIFT|lpm_mux:Mux0|mux_p6c:auto_generated|_~3              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux0|mux_p6c:auto_generated|result_node[0]~1 ; |RL_SHIFT|lpm_mux:Mux0|mux_p6c:auto_generated|result_node[0]~1 ; out0             ;
; |RL_SHIFT|lpm_mux:Mux0|mux_p6c:auto_generated|result_node[0]   ; |RL_SHIFT|lpm_mux:Mux0|mux_p6c:auto_generated|result_node[0]   ; out0             ;
; |RL_SHIFT|lpm_mux:Mux0|mux_p6c:auto_generated|_~4              ; |RL_SHIFT|lpm_mux:Mux0|mux_p6c:auto_generated|_~4              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux0|mux_p6c:auto_generated|_~5              ; |RL_SHIFT|lpm_mux:Mux0|mux_p6c:auto_generated|_~5              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux0|mux_p6c:auto_generated|_~6              ; |RL_SHIFT|lpm_mux:Mux0|mux_p6c:auto_generated|_~6              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux0|mux_p6c:auto_generated|w_result19w~0    ; |RL_SHIFT|lpm_mux:Mux0|mux_p6c:auto_generated|w_result19w~0    ; out0             ;
; |RL_SHIFT|lpm_mux:Mux0|mux_p6c:auto_generated|_~7              ; |RL_SHIFT|lpm_mux:Mux0|mux_p6c:auto_generated|_~7              ; out0             ;
; |RL_SHIFT|lpm_mux:Mux0|mux_p6c:auto_generated|w_result19w~1    ; |RL_SHIFT|lpm_mux:Mux0|mux_p6c:auto_generated|w_result19w~1    ; out0             ;
; |RL_SHIFT|lpm_mux:Mux0|mux_p6c:auto_generated|w_result19w      ; |RL_SHIFT|lpm_mux:Mux0|mux_p6c:auto_generated|w_result19w      ; out0             ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Dec 22 23:56:15 2008
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off RL_SHIFT -c RL_SHIFT
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       0.67 %
Info: Number of transitions in simulation is 251
Info: Vector file RL_SHIFT.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Processing ended: Mon Dec 22 23:56:15 2008
    Info: Elapsed time: 00:00:01
1234

rl_shift.sim.rpt - 源码说明

本页面展示了「带有同步预置的加载左右移位寄存器VHDL源代码」中的 rl_shift.sim.rpt 源码文件，采用 RPT 编程语言编写，共 404 行代码。您可以在线阅读完整代码内容，也可以返回资源详情页下载完整源码包进行本地学习和开发。

虫虫开发者社区收录了大量与移位寄存器相关的技术资源，包括源代码、技术文档、电路图等，是电子工程师和嵌入式开发者的专业学习平台。

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?