⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 keylock.map.rpt

📁 时间以60分种为一个周期 电子钟的格式为:XX XX XX
💻 RPT
📖 第 1 页 / 共 2 页
字号:
; Total logic elements              ; 133                                                                 ;
; Total combinational functions     ; 96                                                                  ;
;     -- Total 4-input functions    ; 33                                                                  ;
;     -- Total 3-input functions    ; 5                                                                   ;
;     -- Total 2-input functions    ; 21                                                                  ;
;     -- Total 1-input functions    ; 7                                                                   ;
;     -- Total 0-input functions    ; 30                                                                  ;
; Combinational cells for routing   ; 0                                                                   ;
; Total registers                   ; 81                                                                  ;
; Total logic cells in carry chains ; 22                                                                  ;
; I/O pins                          ; 24                                                                  ;
; Maximum fan-out node              ; counter:U1|lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter|q[15] ;
; Maximum fan-out                   ; 49                                                                  ;
; Total fan-out                     ; 451                                                                 ;
; Average fan-out                   ; 2.87                                                                ;
+-----------------------------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                       ;
+-------------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------+
; Compilation Hierarchy Node                ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                    ;
+-------------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------+
; |KEYLOCK                                  ; 133 (7)     ; 81           ; 0           ; 24   ; 52 (7)       ; 37 (0)            ; 44 (0)           ; 22 (0)          ; 0 (0)      ; |KEYLOCK                                                               ;
;    |CONTROLER:U3|                         ; 66 (66)     ; 37           ; 0           ; 0    ; 29 (29)      ; 32 (32)           ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |KEYLOCK|CONTROLER:U3                                                  ;
;    |DISPLAY:U4|                           ; 8 (8)       ; 0            ; 0           ; 0    ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |KEYLOCK|DISPLAY:U4                                                    ;
;    |KEYBOARD:U2|                          ; 29 (9)      ; 22           ; 0           ; 0    ; 7 (3)        ; 5 (1)             ; 17 (5)           ; 0 (0)           ; 0 (0)      ; |KEYLOCK|KEYBOARD:U2                                                   ;
;       |debouncing:\debounce:U1|           ; 5 (5)       ; 4            ; 0           ; 0    ; 1 (1)        ; 1 (1)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |KEYLOCK|KEYBOARD:U2|debouncing:\debounce:U1                           ;
;       |debouncing:\debounce:U2|           ; 5 (5)       ; 4            ; 0           ; 0    ; 1 (1)        ; 1 (1)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |KEYLOCK|KEYBOARD:U2|debouncing:\debounce:U2                           ;
;       |debouncing:\debounce:U3|           ; 5 (5)       ; 4            ; 0           ; 0    ; 1 (1)        ; 1 (1)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |KEYLOCK|KEYBOARD:U2|debouncing:\debounce:U3                           ;
;       |debouncing:\debounce:U4|           ; 5 (5)       ; 4            ; 0           ; 0    ; 1 (1)        ; 1 (1)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |KEYLOCK|KEYBOARD:U2|debouncing:\debounce:U4                           ;
;    |counter:U1|                           ; 23 (1)      ; 22           ; 0           ; 0    ; 1 (1)        ; 0 (0)             ; 22 (0)           ; 22 (0)          ; 0 (0)      ; |KEYLOCK|counter:U1                                                    ;
;       |lpm_counter:Q_rtl_0|               ; 22 (0)      ; 22           ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 22 (0)           ; 22 (0)          ; 0 (0)      ; |KEYLOCK|counter:U1|lpm_counter:Q_rtl_0                                ;
;          |alt_counter_f10ke:wysi_counter| ; 22 (22)     ; 22           ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 22 (22)          ; 22 (22)         ; 0 (0)      ; |KEYLOCK|counter:U1|lpm_counter:Q_rtl_0|alt_counter_f10ke:wysi_counter ;
+-------------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 81    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 27    ;
; Number of registers using Asynchronous Load  ; 15    ;
; Number of registers using Clock Enable       ; 37    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counter:U1|lpm_counter:Q_rtl_0 ;
+------------------------+-------------------+------------------------------------+
; Parameter Name         ; Value             ; Type                               ;
+------------------------+-------------------+------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                     ;
; LPM_WIDTH              ; 24                ; Untyped                            ;
; LPM_DIRECTION          ; UP                ; Untyped                            ;
; LPM_MODULUS            ; 0                 ; Untyped                            ;
; LPM_AVALUE             ; UNUSED            ; Untyped                            ;
; LPM_SVALUE             ; UNUSED            ; Untyped                            ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                            ;
; DEVICE_FAMILY          ; ACEX1K            ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                            ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                 ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                 ;
; CARRY_CNT_EN           ; SMART             ; Untyped                            ;
; LABWIDE_SCLR           ; ON                ; Untyped                            ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                            ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                            ;
+------------------------+-------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in D:/lock/LOCK/KEYLOCK(少键版)/KEYLOCK/KEYLOCK.map.eqn.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 5.1 Build 176 10/26/2005 SJ Full Version
    Info: Processing started: Fri Jan 07 18:49:55 2005
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off KEYLOCK -c KEYLOCK
Info: Found 2 design units, including 1 entities, in source file CONTROLER.VHD
    Info: Found design unit 1: CONTROLER-ART
    Info: Found entity 1: CONTROLER
Info: Found 2 design units, including 1 entities, in source file COUNTER.VHD
    Info: Found design unit 1: counter-ART
    Info: Found entity 1: counter
Info: Found 2 design units, including 1 entities, in source file debouncing.vhd
    Info: Found design unit 1: debouncing-art
    Info: Found entity 1: debouncing
Info: Found 2 design units, including 1 entities, in source file DISPLAY.VHD
    Info: Found design unit 1: DISPLAY-ART
    Info: Found entity 1: DISPLAY
Info: Found 2 design units, including 1 entities, in source file KEYBOARD.VHD
    Info: Found design unit 1: KEYBOARD-ART
    Info: Found entity 1: KEYBOARD
Info: Found 2 design units, including 1 entities, in source file KEYLOCK.VHD
    Info: Found design unit 1: KEYLOCK-ART
    Info: Found entity 1: KEYLOCK
Info: Elaborating entity "KEYLOCK" for the top level hierarchy
Info: Elaborating entity "counter" for hierarchy "counter:U1"
Info: Elaborating entity "KEYBOARD" for hierarchy "KEYBOARD:U2"
Info: Elaborating entity "debouncing" for hierarchy "KEYBOARD:U2|debouncing:\debounce:U1"
Info: Elaborating entity "CONTROLER" for hierarchy "CONTROLER:U3"
Warning (10492): VHDL Process Statement warning at CONTROLER.VHD(32): signal "ACC" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10492): VHDL Process Statement warning at CONTROLER.VHD(33): signal "NC" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Info: Elaborating entity "DISPLAY" for hierarchy "DISPLAY:U4"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=24) from the following logic: "counter:U1|Q[0]~0"
Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus51/libraries/megafunctions/lpm_counter.tdf
    Info: Found entity 1: lpm_counter
Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus51/libraries/megafunctions/alt_counter_f10ke.tdf
    Info: Found entity 1: alt_counter_f10ke
Info: Implemented 157 device resources after synthesis - the final resource count might be different
    Info: Implemented 8 input pins
    Info: Implemented 16 output pins
    Info: Implemented 133 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Processing ended: Fri Jan 07 18:49:58 2005
    Info: Elapsed time: 00:00:04


⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -