⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 jtdkz.map.qmsg

📁 这是交通灯控制器的设计系统,里面有文字说明以及详细的图形,希望大家喜欢
💻 QMSG
📖 第 1 页 / 共 2 页
字号:
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.0 Build 33 02/05/2007 SJ Full Version " "Info: Version 7.0 Build 33 02/05/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 15 17:51:10 2007 " "Info: Processing started: Sun Jul 15 17:51:10 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jtdkz -c jtdkz " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off jtdkz -c jtdkz" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtdkz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file jtdkz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtdkz-bhv " "Info: Found design unit 1: jtdkz-bhv" {  } { { "jtdkz.vhd" "" { Text "C:/Documents and Settings/lsfy/桌面/jtdkz/jtdkz.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 jtdkz " "Info: Found entity 1: jtdkz" {  } { { "jtdkz.vhd" "" { Text "C:/Documents and Settings/lsfy/桌面/jtdkz/jtdkz.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ztj.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ztj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ztj-one " "Info: Found design unit 1: ztj-one" {  } { { "ztj.vhd" "" { Text "C:/Documents and Settings/lsfy/桌面/jtdkz/ztj.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ztj " "Info: Found entity 1: ztj" {  } { { "ztj.vhd" "" { Text "C:/Documents and Settings/lsfy/桌面/jtdkz/ztj.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../traffic/traffic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../traffic/traffic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic-traffic_arch " "Info: Found design unit 1: traffic-traffic_arch" {  } { { "../traffic/traffic.vhd" "" { Text "C:/Documents and Settings/lsfy/桌面/traffic/traffic.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 traffic " "Info: Found entity 1: traffic" {  } { { "../traffic/traffic.vhd" "" { Text "C:/Documents and Settings/lsfy/桌面/traffic/traffic.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "jtdkz " "Info: Elaborating entity \"jtdkz\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ztj ztj:u1 " "Info: Elaborating entity \"ztj\" for hierarchy \"ztj:u1\"" {  } { { "jtdkz.vhd" "u1" { Text "C:/Documents and Settings/lsfy/桌面/jtdkz/jtdkz.vhd" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst ztj.vhd(17) " "Warning (10492): VHDL Process Statement warning at ztj.vhd(17): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ztj.vhd" "" { Text "C:/Documents and Settings/lsfy/桌面/jtdkz/ztj.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "agt ztj.vhd(18) " "Warning (10492): VHDL Process Statement warning at ztj.vhd(18): signal \"agt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ztj.vhd" "" { Text "C:/Documents and Settings/lsfy/桌面/jtdkz/ztj.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "fenwei.vhd 2 1 " "Warning: Using design file fenwei.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fenwei-fen " "Info: Found design unit 1: fenwei-fen" {  } { { "fenwei.vhd" "" { Text "C:/Documents and Settings/lsfy/桌面/jtdkz/fenwei.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 fenwei " "Info: Found entity 1: fenwei" {  } { { "fenwei.vhd" "" { Text "C:/Documents and Settings/lsfy/桌面/jtdkz/fenwei.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenwei fenwei:u2 " "Info: Elaborating entity \"fenwei\" for hierarchy \"fenwei:u2\"" {  } { { "jtdkz.vhd" "u2" { Text "C:/Documents and Settings/lsfy/桌面/jtdkz/jtdkz.vhd" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst fenwei.vhd(15) " "Warning (10492): VHDL Process Statement warning at fenwei.vhd(15): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fenwei.vhd" "" { Text "C:/Documents and Settings/lsfy/桌面/jtdkz/fenwei.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ztj:u1\|numo\[6\] data_in GND " "Warning: Reduced register \"ztj:u1\|numo\[6\]\" with stuck data_in port to stuck value GND" {  } { { "ztj.vhd" "" { Text "C:/Documents and Settings/lsfy/桌面/jtdkz/ztj.vhd" 17 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub " "Info: Found entity 1: lpm_add_sub" {  } { { "lpm_add_sub.tdf" "" { Text "g:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 102 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ztj:u1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ztj:u1\|lpm_add_sub:Add0\"" {  } { { "ztj.vhd" "" { Text "C:/Documents and Settings/lsfy/桌面/jtdkz/ztj.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g:/quartus/quartus/libraries/megafunctions/addcore.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g:/quartus/quartus/libraries/megafunctions/addcore.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 addcore " "Info: Found entity 1: addcore" {  } { { "addcore.tdf" "" { Text "g:/quartus/quartus/libraries/megafunctions/addcore.tdf" 73 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ztj:u1\|lpm_add_sub:Add0\|addcore:adder ztj:u1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ztj:u1\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"ztj:u1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "g:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "ztj.vhd" "" { Text "C:/Documents and Settings/lsfy/桌面/jtdkz/ztj.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ztj:u1\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"ztj:u1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "ztj.vhd" "" { Text "C:/Documents and Settings/lsfy/桌面/jtdkz/ztj.vhd" 26 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -