struct.bd

Modelsim FLI接口设计实例

DocumentHdrVersion "1.1"
Header (DocumentHdr
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "I0"
duLibraryName "UART_FLI"
duName "uartrx"
archName "synthesis"
archFileType 9
elements [
]
mwi 0
uid 86,0
)
(Instance
name "I1"
duLibraryName "UART_FLI"
duName "uarttx"
archName "synthesis"
archFileType 9
elements [
]
mwi 0
uid 124,0
)
]
)
version "21.1"
appVersion "2003.2 (Build 28)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "D:\\HT86\\UART_FLI\\hdl"
)
(vvPair
variable "HDSDir"
value "D:\\HT86\\UART_FLI\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "D:\\HT86\\UART_FLI\\hds\\uart\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "D:\\HT86\\UART_FLI\\hds\\uart\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "D:\\HT86\\UART_FLI\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "D:\\HT86\\UART_FLI\\hds\\uart"
)
(vvPair
variable "d_logical"
value "D:\\HT86\\UART_FLI\\hds\\uart"
)
(vvPair
variable "date"
value "13/09/2003"
)
(vvPair
variable "day"
value "Sat"
)
(vvPair
variable "day_long"
value "Saturday"
)
(vvPair
variable "dd"
value "13"
)
(vvPair
variable "entity_name"
value "uart"
)
(vvPair
variable "ext"
value "bd"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "ACHILLES"
)
(vvPair
variable "library"
value "UART_FLI"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "D:/HT86/UART_FLI/work/"
)
(vvPair
variable "mm"
value "09"
)
(vvPair
variable "module_name"
value "uart"
)
(vvPair
variable "month"
value "Sep"
)
(vvPair
variable "month_long"
value "September"
)
(vvPair
variable "p"
value "D:\\HT86\\UART_FLI\\hds\\uart\\struct.bd"
)
(vvPair
variable "p_logical"
value "D:\\HT86\\UART_FLI\\hds\\uart\\struct.bd"
)
(vvPair
variable "project_name"
value "HT86"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "D:/PRODUCTS/PRECISIONSYNTHESIS2003/MGC_HOME/BIN"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "time"
value "10:11:41"
)
(vvPair
variable "unit"
value "uart"
)
(vvPair
variable "user"
value "Hans"
)
(vvPair
variable "version"
value "2003.2 (Build 28)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2003"
)
(vvPair
variable "yy"
value "03"
)
]
)
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,48000,53000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,48000,45400,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,44000,57000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,44000,55800,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,46000,53000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,46000,42800,47000"
st "
UART2SOCKET
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,46000,36000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,46000,33900,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,45000,73000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,45200,62400,46200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,44000,73000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,44000,59100,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,44000,53000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
font "Arial,12,1"
)
xt "40500,44250,44500,45750"
st "
HT-Lab
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,47000,36000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,47000,33900,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,36000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48000,34500,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,47000,53000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,47000,44700,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "32000,44000,73000,49000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 86,0
optionalChildren [
*13 (CptPort
uid 53,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,16625,29000,17375"
)
n "clk"
t "std_logic"
o 1
r 0
tg (CPTG
uid 55,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "30000,16500,30900,17500"
st "clk"
blo "30000,17300"
)
)
)
*14 (CptPort
uid 57,0
ps "OnEdgeStrategy"
shape (Triangle
uid 58,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,18625,29000,19375"
)
n "rxclk16"
t "std_logic"
o 2
r 0
tg (CPTG
uid 59,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 60,0
va (VaSet
)
xt "30000,18500,32300,19500"
st "rxclk16"
blo "30000,19300"
)
)
)
*15 (CptPort
uid 61,0
ps "OnEdgeStrategy"
shape (Triangle
uid 62,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,20625,29000,21375"
)
n "resetn"
t "std_logic"
o 3
r 0
tg (CPTG
uid 63,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64,0
va (VaSet
)
xt "30000,20500,32100,21500"
st "resetn"
blo "30000,21300"
)
)
)
*16 (CptPort
uid 65,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,16625,40750,17375"
)
n "dbus"
t "std_logic_vector"
b "(7 downto 0)"
m 1
o 4
r 0
tg (CPTG
uid 67,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 68,0
va (VaSet
)
xt "34400,16500,39000,17500"
st "dbus : (7:0)"
ju 2
blo "39000,17300"
)
)
)
*17 (CptPort
uid 69,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,18625,40750,19375"
)
n "rdrf"
t "std_logic"
m 1
o 5
r 0
tg (CPTG
uid 71,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72,0
va (VaSet
)
xt "37800,18500,39000,19500"
st "rdrf"
ju 2
blo "39000,19300"
)
)
)
*18 (CptPort
uid 73,0
ps "OnEdgeStrategy"
shape (Triangle
uid 74,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,22625,29000,23375"
)
n "rd"
t "std_logic"
o 6
r 0
tg (CPTG
uid 75,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76,0
va (VaSet
)
xt "30000,22500,30700,23500"
st "rd"
blo "30000,23300"
)
)
)
*19 (CptPort
uid 77,0
ps "OnEdgeStrategy"
shape (Triangle
uid 78,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,20625,40750,21375"
)
n "ferror"
t "std_logic"
m 1
o 7
r 0
tg (CPTG
uid 79,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 80,0
va (VaSet
)
xt "37100,20500,39000,21500"
st "ferror"
ju 2
blo "39000,21300"
)
)
)
*20 (CptPort
uid 81,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,22625,40750,23375"
)
n "rx"
t "std_logic"
o 8
r 0
tg (CPTG
uid 83,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "38400,22500,39000,23500"
st "rx"
ju 2
blo "39000,23300"
)
)
)
]
shape (Rectangle
uid 87,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "29000,16000,40000,25000"
)
oxt "28000,19000,38000,25000"
ttg (MlTextGroup
uid 88,0
optionalChildren [
*21 (Text
uid 85,0
va (VaSet
font "Arial,8,1"
)
xt "32600,23000,36000,24000"
st "synthesis"
blo "32600,23800"
tm "SaCptArchNameMgr"
)
]
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*22 (Text
uid 89,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "32600,20000,36400,21000"
st "UART_FLI"
blo "32600,20800"
)
*23 (Text
uid 90,0
va (VaSet
font "Arial,8,1"
)
xt "32600,21000,34800,22000"
st "uartrx"
blo "32600,21800"
)
*24 (Text
uid 91,0
va (VaSet
font "Arial,8,1"
)
xt "32600,22000,33200,23000"
st "I0"
blo "32600,22800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 92,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 93,0
text (MLText
uid 94,0
va (VaSet
font "Courier New,8,0"
)
xt "34000,16000,34000,16000"
)
header ""
)
elements [
]
)
ordering 1
connectByName 1
portVis (PortSigDisplay
)
archName "synthesis"
archType 2
archFileType "VHDL_TEXT"
)
*25 (SaComponent
uid 124,0
optionalChildren [
*26 (CptPort
uid 95,0
ps "OnEdgeStrategy"
shape (Triangle
uid 96,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,27625,29000,28375"
)
n "clk"
t "std_logic"
o 1
r 0
tg (CPTG
uid 97,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 98,0
va (VaSet
)
xt "30000,27500,30900,28500"
st "clk"
blo "30000,28300"
)
)
)
*27 (CptPort
uid 99,0
ps "OnEdgeStrategy"