seg70.map.eqn

CPLD开发板VHDL源程序并附上开发板的原理图

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--B1_dffs[0] is lpm_counter:cnt_scan_rtl_0|dffs[0]
B1_dffs[0]_reg_input = VCC;
B1_dffs[0] = TFFE(B1_dffs[0]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[1] is lpm_counter:cnt_scan_rtl_0|dffs[1]
B1_dffs[1]_or_out = B1_dffs[0];
B1_dffs[1]_reg_input = B1_dffs[1]_or_out;
B1_dffs[1] = TFFE(B1_dffs[1]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[2] is lpm_counter:cnt_scan_rtl_0|dffs[2]
B1_dffs[2]_p1_out = B1_dffs[1] & B1_dffs[0];
B1_dffs[2]_or_out = B1_dffs[2]_p1_out;
B1_dffs[2]_reg_input = B1_dffs[2]_or_out;
B1_dffs[2] = TFFE(B1_dffs[2]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[3] is lpm_counter:cnt_scan_rtl_0|dffs[3]
B1_dffs[3]_p1_out = B1_dffs[2] & B1_dffs[1] & B1_dffs[0];
B1_dffs[3]_or_out = B1_dffs[3]_p1_out;
B1_dffs[3]_reg_input = B1_dffs[3]_or_out;
B1_dffs[3] = TFFE(B1_dffs[3]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[4] is lpm_counter:cnt_scan_rtl_0|dffs[4]
B1_dffs[4]_p1_out = B1_dffs[3] & B1_dffs[2] & B1_dffs[1] & B1_dffs[0];
B1_dffs[4]_or_out = B1_dffs[4]_p1_out;
B1_dffs[4]_reg_input = B1_dffs[4]_or_out;
B1_dffs[4] = TFFE(B1_dffs[4]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[5] is lpm_counter:cnt_scan_rtl_0|dffs[5]
B1_dffs[5]_p1_out = B1_dffs[4] & B1_dffs[3] & B1_dffs[2] & B1_dffs[1] & B1_dffs[0];
B1_dffs[5]_or_out = B1_dffs[5]_p1_out;
B1_dffs[5]_reg_input = B1_dffs[5]_or_out;
B1_dffs[5] = TFFE(B1_dffs[5]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[6] is lpm_counter:cnt_scan_rtl_0|dffs[6]
B1_dffs[6]_p1_out = B1_dffs[5] & B1_dffs[4] & B1_dffs[3] & B1_dffs[2] & B1_dffs[1] & B1_dffs[0];
B1_dffs[6]_or_out = B1_dffs[6]_p1_out;
B1_dffs[6]_reg_input = B1_dffs[6]_or_out;
B1_dffs[6] = TFFE(B1_dffs[6]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[7] is lpm_counter:cnt_scan_rtl_0|dffs[7]
B1_dffs[7]_p1_out = B1_dffs[6] & B1_dffs[5] & B1_dffs[4] & B1_dffs[3] & B1_dffs[2] & B1_dffs[1] & B1_dffs[0];
B1_dffs[7]_or_out = B1_dffs[7]_p1_out;
B1_dffs[7]_reg_input = B1_dffs[7]_or_out;
B1_dffs[7] = TFFE(B1_dffs[7]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[8] is lpm_counter:cnt_scan_rtl_0|dffs[8]
B1_dffs[8]_p1_out = B1_dffs[7] & B1_dffs[6] & B1_dffs[5] & B1_dffs[4] & B1_dffs[3] & B1_dffs[2] & B1_dffs[1] & B1_dffs[0];
B1_dffs[8]_or_out = B1_dffs[8]_p1_out;
B1_dffs[8]_reg_input = B1_dffs[8]_or_out;
B1_dffs[8] = TFFE(B1_dffs[8]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[9] is lpm_counter:cnt_scan_rtl_0|dffs[9]
B1_dffs[9]_p1_out = B1_dffs[8] & B1_dffs[7] & B1_dffs[6] & B1_dffs[5] & B1_dffs[4] & B1_dffs[3] & B1_dffs[2] & B1_dffs[1] & B1_dffs[0];
B1_dffs[9]_or_out = B1_dffs[9]_p1_out;
B1_dffs[9]_reg_input = B1_dffs[9]_or_out;
B1_dffs[9] = TFFE(B1_dffs[9]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[10] is lpm_counter:cnt_scan_rtl_0|dffs[10]
B1_dffs[10]_p1_out = B1_dffs[9] & B1_dffs[8] & B1_dffs[7] & B1_dffs[6] & B1_dffs[5] & B1_dffs[4] & B1_dffs[3] & B1_dffs[2] & B1_dffs[1] & B1_dffs[0];
B1_dffs[10]_or_out = B1_dffs[10]_p1_out;
B1_dffs[10]_reg_input = B1_dffs[10]_or_out;
B1_dffs[10] = TFFE(B1_dffs[10]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[11] is lpm_counter:cnt_scan_rtl_0|dffs[11]
B1_dffs[11]_p1_out = B1_dffs[10] & B1_dffs[9] & B1_dffs[8] & B1_dffs[7] & B1_dffs[6] & B1_dffs[5] & B1_dffs[4] & B1_dffs[3] & B1_dffs[2] & B1_dffs[1] & B1_dffs[0];
B1_dffs[11]_or_out = B1_dffs[11]_p1_out;
B1_dffs[11]_reg_input = B1_dffs[11]_or_out;
B1_dffs[11] = TFFE(B1_dffs[11]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[12] is lpm_counter:cnt_scan_rtl_0|dffs[12]
B1_dffs[12]_p1_out = B1_dffs[11] & B1_dffs[10] & B1_dffs[9] & B1_dffs[8] & B1_dffs[7] & B1_dffs[6] & B1_dffs[5] & B1_dffs[4] & B1_dffs[3] & B1_dffs[2] & B1_dffs[1] & B1_dffs[0];
B1_dffs[12]_or_out = B1_dffs[12]_p1_out;
B1_dffs[12]_reg_input = B1_dffs[12]_or_out;
B1_dffs[12] = TFFE(B1_dffs[12]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[13] is lpm_counter:cnt_scan_rtl_0|dffs[13]
B1_dffs[13]_p1_out = B1_dffs[12] & B1_dffs[11] & B1_dffs[10] & B1_dffs[9] & B1_dffs[8] & B1_dffs[7] & B1_dffs[6] & B1_dffs[5] & B1_dffs[4] & B1_dffs[3] & B1_dffs[2] & B1_dffs[1] & B1_dffs[0];
B1_dffs[13]_or_out = B1_dffs[13]_p1_out;
B1_dffs[13]_reg_input = B1_dffs[13]_or_out;
B1_dffs[13] = TFFE(B1_dffs[13]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[14] is lpm_counter:cnt_scan_rtl_0|dffs[14]
B1_dffs[14]_p1_out = B1_dffs[13] & B1_dffs[12] & B1_dffs[11] & B1_dffs[10] & B1_dffs[9] & B1_dffs[8] & B1_dffs[7] & B1_dffs[6] & B1_dffs[5] & B1_dffs[4] & B1_dffs[3] & B1_dffs[2] & B1_dffs[1] & B1_dffs[0];
B1_dffs[14]_or_out = B1_dffs[14]_p1_out;
B1_dffs[14]_reg_input = B1_dffs[14]_or_out;
B1_dffs[14] = TFFE(B1_dffs[14]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[15] is lpm_counter:cnt_scan_rtl_0|dffs[15]
B1_dffs[15]_p1_out = B1_dffs[14] & B1_dffs[13] & B1_dffs[12] & B1_dffs[11] & B1_dffs[10] & B1_dffs[9] & B1_dffs[8] & B1_dffs[7] & B1_dffs[6] & B1_dffs[5] & B1_dffs[4] & B1_dffs[3] & B1_dffs[2] & B1_dffs[1] & B1_dffs[0];
B1_dffs[15]_or_out = B1_dffs[15]_p1_out;
B1_dffs[15]_reg_input = B1_dffs[15]_or_out;
B1_dffs[15] = TFFE(B1_dffs[15]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--A1L02 is Mux~1138
A1L02_p1_out = !B1_dffs[15] & !B1_dffs[14] & !B1_dffs[13];
A1L02_or_out = A1L02_p1_out;
A1L02 = !(A1L02_or_out);


--A1L12 is Mux~1141
A1L12_p1_out = B1_dffs[15] & B1_dffs[14] & B1_dffs[13];
A1L12_or_out = A1L12_p1_out;
A1L12 = !(A1L12_or_out);


--A1L22 is Mux~1144
A1L22_p1_out = B1_dffs[15] & B1_dffs[14] & !B1_dffs[13];
A1L22_or_out = A1L22_p1_out;
A1L22 = !(A1L22_or_out);


--A1L32 is Mux~1149
A1L32_p1_out = B1_dffs[15] & B1_dffs[14] & !B1_dffs[13];
A1L32_p2_out = B1_dffs[15] & !B1_dffs[14] & B1_dffs[13];
A1L32_or_out = A1L32_p1_out # A1L32_p2_out;
A1L32 = A1L32_or_out;


--A1L42 is Mux~1150
A1L42_p1_out = B1_dffs[13] & B1_dffs[15] & !B1_dffs[14];
A1L42_or_out = A1L42_p1_out;
A1L42 = !(A1L42_or_out);


--A1L52 is Mux~1153
A1L52_p1_out = !B1_dffs[13] & B1_dffs[15] & !B1_dffs[14];
A1L52_or_out = A1L52_p1_out;
A1L52 = !(A1L52_or_out);


--A1L62 is Mux~1156
A1L62_p1_out = !B1_dffs[15] & B1_dffs[14] & B1_dffs[13];
A1L62_or_out = A1L62_p1_out;
A1L62 = !(A1L62_or_out);


--A1L72 is Mux~1159
A1L72_p1_out = !B1_dffs[15] & B1_dffs[14] & !B1_dffs[13];
A1L72_or_out = A1L72_p1_out;
A1L72 = !(A1L72_or_out);


--A1L82 is Mux~1162
A1L82_p1_out = !B1_dffs[14] & !B1_dffs[15] & B1_dffs[13];
A1L82_or_out = A1L82_p1_out;
A1L82 = !(A1L82_or_out);


--A1L92 is Mux~1168
A1L92_p1_out = B1_dffs[14] & !B1_dffs[15];
A1L92_p2_out = !B1_dffs[14] & B1_dffs[15];
A1L92_p3_out = B1_dffs[15] & !B1_dffs[13];
A1L92_or_out = A1L92_p1_out # A1L92_p2_out # A1L92_p3_out;
A1L92 = !(A1L92_or_out);


--A1L03 is Mux~1171
A1L03_p1_out = B1_dffs[15] & !B1_dffs[14];
A1L03_or_out = A1L03_p1_out # B1_dffs[13];
A1L03 = A1L03_or_out;


--A1L13 is Mux~1176
A1L13_p1_out = !B1_dffs[15] & B1_dffs[13];
A1L13_p2_out = !B1_dffs[15] & B1_dffs[14];
A1L13_p3_out = B1_dffs[13] & B1_dffs[14];
A1L13_or_out = A1L13_p1_out # A1L13_p2_out # A1L13_p3_out;
A1L13 = A1L13_or_out;


--A1L23 is Mux~1179
A1L23_p1_out = !B1_dffs[14] & !B1_dffs[15] & B1_dffs[13];
A1L23_p2_out = !B1_dffs[14] & B1_dffs[15] & !B1_dffs[13];
A1L23_or_out = A1L23_p1_out # A1L23_p2_out;
A1L23 = A1L23_or_out;


--A1L33 is Mux~1183
A1L33_p1_out = !B1_dffs[15] & !B1_dffs[14] & B1_dffs[13];
A1L33_p2_out = B1_dffs[15] & B1_dffs[14] & B1_dffs[13];
A1L33_p3_out = B1_dffs[15] & !B1_dffs[14] & !B1_dffs[13];
A1L33_or_out = A1L33_p1_out # A1L33_p2_out # A1L33_p3_out;
A1L33 = A1L33_or_out;


--A1L43 is Mux~1184
A1L43_p1_out = !B1_dffs[15] & B1_dffs[14] & !B1_dffs[13];
A1L43_or_out = A1L43_p1_out;
A1L43 = A1L43_or_out;


--~VCC~0 is ~VCC~0
~VCC~0_or_out = GND;
~VCC~0 = !(~VCC~0_or_out);


--clk is clk
--operation mode is input

clk = INPUT();


--rst is rst
--operation mode is input

rst = INPUT();


--dataout[0] is dataout[0]
--operation mode is output

dataout[0] = OUTPUT(~VCC~0);


--dataout[6] is dataout[6]
--operation mode is output

dataout[6] = OUTPUT(A1L32);


--en[0] is en[0]
--operation mode is output

en[0] = OUTPUT(A1L02);


--en[6] is en[6]
--operation mode is output

en[6] = OUTPUT(A1L22);


--en[7] is en[7]
--operation mode is output

en[7] = OUTPUT(A1L12);


--dataout[1] is dataout[1]
--operation mode is output

dataout[1] = OUTPUT(A1L92);


--dataout[3] is dataout[3]
--operation mode is output

dataout[3] = OUTPUT(A1L03);


--en[1] is en[1]
--operation mode is output

en[1] = OUTPUT(A1L82);


--en[2] is en[2]
--operation mode is output

en[2] = OUTPUT(A1L72);


--en[3] is en[3]
--operation mode is output

en[3] = OUTPUT(A1L62);


--en[4] is en[4]
--operation mode is output

en[4] = OUTPUT(A1L52);


--en[5] is en[5]
--operation mode is output

en[5] = OUTPUT(A1L42);


--dataout[2] is dataout[2]
--operation mode is output

dataout[2] = OUTPUT(A1L13);


--dataout[4] is dataout[4]
--operation mode is output

dataout[4] = OUTPUT(A1L33);


--dataout[5] is dataout[5]
--operation mode is output

dataout[5] = OUTPUT(A1L43);


--dataout[7] is dataout[7]
--operation mode is output

dataout[7] = OUTPUT(A1L23);