dial2.map.eqn

CPLD开发板VHDL源程序并附上开发板的原理图

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--B1_dffs[0] is lpm_counter:cnt_scan_rtl_0|dffs[0]
B1_dffs[0]_reg_input = VCC;
B1_dffs[0] = TFFE(B1_dffs[0]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[1] is lpm_counter:cnt_scan_rtl_0|dffs[1]
B1_dffs[1]_or_out = B1_dffs[0];
B1_dffs[1]_reg_input = B1_dffs[1]_or_out;
B1_dffs[1] = TFFE(B1_dffs[1]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[2] is lpm_counter:cnt_scan_rtl_0|dffs[2]
B1_dffs[2]_p1_out = B1_dffs[1] & B1_dffs[0];
B1_dffs[2]_or_out = B1_dffs[2]_p1_out;
B1_dffs[2]_reg_input = B1_dffs[2]_or_out;
B1_dffs[2] = TFFE(B1_dffs[2]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[3] is lpm_counter:cnt_scan_rtl_0|dffs[3]
B1_dffs[3]_p1_out = B1_dffs[2] & B1_dffs[1] & B1_dffs[0];
B1_dffs[3]_or_out = B1_dffs[3]_p1_out;
B1_dffs[3]_reg_input = B1_dffs[3]_or_out;
B1_dffs[3] = TFFE(B1_dffs[3]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[4] is lpm_counter:cnt_scan_rtl_0|dffs[4]
B1_dffs[4]_p1_out = B1_dffs[3] & B1_dffs[2] & B1_dffs[1] & B1_dffs[0];
B1_dffs[4]_or_out = B1_dffs[4]_p1_out;
B1_dffs[4]_reg_input = B1_dffs[4]_or_out;
B1_dffs[4] = TFFE(B1_dffs[4]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[5] is lpm_counter:cnt_scan_rtl_0|dffs[5]
B1_dffs[5]_p1_out = B1_dffs[4] & B1_dffs[3] & B1_dffs[2] & B1_dffs[1] & B1_dffs[0];
B1_dffs[5]_or_out = B1_dffs[5]_p1_out;
B1_dffs[5]_reg_input = B1_dffs[5]_or_out;
B1_dffs[5] = TFFE(B1_dffs[5]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[6] is lpm_counter:cnt_scan_rtl_0|dffs[6]
B1_dffs[6]_p1_out = B1_dffs[5] & B1_dffs[4] & B1_dffs[3] & B1_dffs[2] & B1_dffs[1] & B1_dffs[0];
B1_dffs[6]_or_out = B1_dffs[6]_p1_out;
B1_dffs[6]_reg_input = B1_dffs[6]_or_out;
B1_dffs[6] = TFFE(B1_dffs[6]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[7] is lpm_counter:cnt_scan_rtl_0|dffs[7]
B1_dffs[7]_p1_out = B1_dffs[6] & B1_dffs[5] & B1_dffs[4] & B1_dffs[3] & B1_dffs[2] & B1_dffs[1] & B1_dffs[0];
B1_dffs[7]_or_out = B1_dffs[7]_p1_out;
B1_dffs[7]_reg_input = B1_dffs[7]_or_out;
B1_dffs[7] = TFFE(B1_dffs[7]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[8] is lpm_counter:cnt_scan_rtl_0|dffs[8]
B1_dffs[8]_p1_out = B1_dffs[7] & B1_dffs[6] & B1_dffs[5] & B1_dffs[4] & B1_dffs[3] & B1_dffs[2] & B1_dffs[1] & B1_dffs[0];
B1_dffs[8]_or_out = B1_dffs[8]_p1_out;
B1_dffs[8]_reg_input = B1_dffs[8]_or_out;
B1_dffs[8] = TFFE(B1_dffs[8]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[9] is lpm_counter:cnt_scan_rtl_0|dffs[9]
B1_dffs[9]_p1_out = B1_dffs[8] & B1_dffs[7] & B1_dffs[6] & B1_dffs[5] & B1_dffs[4] & B1_dffs[3] & B1_dffs[2] & B1_dffs[1] & B1_dffs[0];
B1_dffs[9]_or_out = B1_dffs[9]_p1_out;
B1_dffs[9]_reg_input = B1_dffs[9]_or_out;
B1_dffs[9] = TFFE(B1_dffs[9]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[10] is lpm_counter:cnt_scan_rtl_0|dffs[10]
B1_dffs[10]_p1_out = B1_dffs[9] & B1_dffs[8] & B1_dffs[7] & B1_dffs[6] & B1_dffs[5] & B1_dffs[4] & B1_dffs[3] & B1_dffs[2] & B1_dffs[1] & B1_dffs[0];
B1_dffs[10]_or_out = B1_dffs[10]_p1_out;
B1_dffs[10]_reg_input = B1_dffs[10]_or_out;
B1_dffs[10] = TFFE(B1_dffs[10]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[11] is lpm_counter:cnt_scan_rtl_0|dffs[11]
B1_dffs[11]_p1_out = B1_dffs[10] & B1_dffs[9] & B1_dffs[8] & B1_dffs[7] & B1_dffs[6] & B1_dffs[5] & B1_dffs[4] & B1_dffs[3] & B1_dffs[2] & B1_dffs[1] & B1_dffs[0];
B1_dffs[11]_or_out = B1_dffs[11]_p1_out;
B1_dffs[11]_reg_input = B1_dffs[11]_or_out;
B1_dffs[11] = TFFE(B1_dffs[11]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[12] is lpm_counter:cnt_scan_rtl_0|dffs[12]
B1_dffs[12]_p1_out = B1_dffs[11] & B1_dffs[10] & B1_dffs[9] & B1_dffs[8] & B1_dffs[7] & B1_dffs[6] & B1_dffs[5] & B1_dffs[4] & B1_dffs[3] & B1_dffs[2] & B1_dffs[1] & B1_dffs[0];
B1_dffs[12]_or_out = B1_dffs[12]_p1_out;
B1_dffs[12]_reg_input = B1_dffs[12]_or_out;
B1_dffs[12] = TFFE(B1_dffs[12]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[13] is lpm_counter:cnt_scan_rtl_0|dffs[13]
B1_dffs[13]_p1_out = B1_dffs[12] & B1_dffs[11] & B1_dffs[10] & B1_dffs[9] & B1_dffs[8] & B1_dffs[7] & B1_dffs[6] & B1_dffs[5] & B1_dffs[4] & B1_dffs[3] & B1_dffs[2] & B1_dffs[1] & B1_dffs[0];
B1_dffs[13]_or_out = B1_dffs[13]_p1_out;
B1_dffs[13]_reg_input = B1_dffs[13]_or_out;
B1_dffs[13] = TFFE(B1_dffs[13]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[14] is lpm_counter:cnt_scan_rtl_0|dffs[14]
B1_dffs[14]_p1_out = B1_dffs[13] & B1_dffs[12] & B1_dffs[11] & B1_dffs[10] & B1_dffs[9] & B1_dffs[8] & B1_dffs[7] & B1_dffs[6] & B1_dffs[5] & B1_dffs[4] & B1_dffs[3] & B1_dffs[2] & B1_dffs[1] & B1_dffs[0];
B1_dffs[14]_or_out = B1_dffs[14]_p1_out;
B1_dffs[14]_reg_input = B1_dffs[14]_or_out;
B1_dffs[14] = TFFE(B1_dffs[14]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--B1_dffs[15] is lpm_counter:cnt_scan_rtl_0|dffs[15]
B1_dffs[15]_p1_out = B1_dffs[14] & B1_dffs[13] & B1_dffs[12] & B1_dffs[11] & B1_dffs[10] & B1_dffs[9] & B1_dffs[8] & B1_dffs[7] & B1_dffs[6] & B1_dffs[5] & B1_dffs[4] & B1_dffs[3] & B1_dffs[2] & B1_dffs[1] & B1_dffs[0];
B1_dffs[15]_or_out = B1_dffs[15]_p1_out;
B1_dffs[15]_reg_input = B1_dffs[15]_or_out;
B1_dffs[15] = TFFE(B1_dffs[15]_reg_input, GLOBAL(clk), GLOBAL(rst), , );


--A1L73 is Mux~288
A1L73_p1_out = !B1_dffs[14] & !B1_dffs[13] & !B1_dffs[15];
A1L73_or_out = A1L73_p1_out;
A1L73 = !(A1L73_or_out);


--A1L83 is Mux~291
A1L83_p1_out = B1_dffs[14] & B1_dffs[13] & B1_dffs[15];
A1L83_or_out = A1L83_p1_out;
A1L83 = !(A1L83_or_out);


--A1L93 is Mux~294
A1L93_p1_out = B1_dffs[14] & !B1_dffs[13] & B1_dffs[15];
A1L93_or_out = A1L93_p1_out;
A1L93 = !(A1L93_or_out);


--A1L04 is Mux~297
A1L04_p1_out = !B1_dffs[14] & B1_dffs[13] & B1_dffs[15];
A1L04_or_out = A1L04_p1_out;
A1L04 = !(A1L04_or_out);


--A1L14 is Mux~300
A1L14_p1_out = !B1_dffs[14] & !B1_dffs[13] & B1_dffs[15];
A1L14_or_out = A1L14_p1_out;
A1L14 = !(A1L14_or_out);


--A1L24 is Mux~303
A1L24_p1_out = B1_dffs[14] & B1_dffs[13] & !B1_dffs[15];
A1L24_or_out = A1L24_p1_out;
A1L24 = !(A1L24_or_out);


--A1L34 is Mux~306
A1L34_p1_out = B1_dffs[14] & !B1_dffs[13] & !B1_dffs[15];
A1L34_or_out = A1L34_p1_out;
A1L34 = !(A1L34_or_out);


--A1L44 is Mux~309
A1L44_p1_out = !B1_dffs[14] & B1_dffs[13] & !B1_dffs[15];
A1L44_or_out = A1L44_p1_out;
A1L44 = !(A1L44_or_out);


--A1L2 is data4[0]~110
A1L2_p0_out = !B1_dffs[14] & !B1_dffs[13] & !B1_dffs[15] & datain[0];
A1L2_p1_out = datain[4] & !B1_dffs[14] & !B1_dffs[13] & B1_dffs[15];
A1L2_p2_out = B1_dffs[14] & B1_dffs[13] & !B1_dffs[15] & datain[3];
A1L2_p3_out = B1_dffs[14] & !B1_dffs[13] & !B1_dffs[15] & datain[2];
A1L2_p4_out = !B1_dffs[14] & B1_dffs[13] & !B1_dffs[15] & datain[1];
A1L2_or_out = A1L6 # A1L2_p0_out # A1L2_p1_out # A1L2_p2_out # A1L2_p3_out # A1L2_p4_out;
A1L2 = A1L2_or_out;


--A1L3 is data4[0]~116
A1L3_p0_out = !B1_dffs[14] & !B1_dffs[13] & !B1_dffs[15] & datain[0];
A1L3_p1_out = datain[4] & !B1_dffs[14] & !B1_dffs[13] & B1_dffs[15];
A1L3_p2_out = B1_dffs[14] & B1_dffs[13] & !B1_dffs[15] & datain[3];
A1L3_p3_out = B1_dffs[14] & !B1_dffs[13] & !B1_dffs[15] & datain[2];
A1L3_p4_out = !B1_dffs[14] & B1_dffs[13] & !B1_dffs[15] & datain[1];
A1L3_or_out = A1L7 # A1L3_p0_out # A1L3_p1_out # A1L3_p2_out # A1L3_p3_out # A1L3_p4_out;
A1L3 = A1L3_or_out;


--A1L4 is data4[0]~122
A1L4_p0_out = !B1_dffs[14] & !B1_dffs[13] & !B1_dffs[15] & datain[0];
A1L4_p1_out = datain[4] & !B1_dffs[14] & !B1_dffs[13] & B1_dffs[15];
A1L4_p2_out = B1_dffs[14] & B1_dffs[13] & !B1_dffs[15] & datain[3];
A1L4_p3_out = B1_dffs[14] & !B1_dffs[13] & !B1_dffs[15] & datain[2];
A1L4_p4_out = !B1_dffs[14] & B1_dffs[13] & !B1_dffs[15] & datain[1];
A1L4_or_out = A1L8 # A1L4_p0_out # A1L4_p1_out # A1L4_p2_out # A1L4_p3_out # A1L4_p4_out;
A1L4 = A1L4_or_out;


--A1L5 is data4[0]~128
A1L5_p0_out = !B1_dffs[14] & !B1_dffs[13] & !B1_dffs[15] & datain[0];
A1L5_p1_out = datain[4] & !B1_dffs[14] & !B1_dffs[13] & B1_dffs[15];
A1L5_p2_out = B1_dffs[14] & B1_dffs[13] & !B1_dffs[15] & datain[3];
A1L5_p3_out = B1_dffs[14] & !B1_dffs[13] & !B1_dffs[15] & datain[2];
A1L5_p4_out = !B1_dffs[14] & B1_dffs[13] & !B1_dffs[15] & datain[1];
A1L5_or_out = A1L9 # A1L5_p0_out # A1L5_p1_out # A1L5_p2_out # A1L5_p3_out # A1L5_p4_out;
A1L5 = A1L5_or_out;


--A1L6 is data4[0]~129
A1L6_p1_out = datain[7] & B1_dffs[14] & B1_dffs[13] & B1_dffs[15];
A1L6_p2_out = B1_dffs[14] & !B1_dffs[13] & B1_dffs[15] & datain[6];
A1L6_p3_out = !B1_dffs[14] & B1_dffs[13] & B1_dffs[15] & datain[5];
A1L6 = A1L6_p1_out # A1L6_p2_out # A1L6_p3_out;


--A1L7 is data4[0]~133
A1L7_p1_out = datain[7] & B1_dffs[14] & B1_dffs[13] & B1_dffs[15];
A1L7_p2_out = B1_dffs[14] & !B1_dffs[13] & B1_dffs[15] & datain[6];
A1L7_p3_out = !B1_dffs[14] & B1_dffs[13] & B1_dffs[15] & datain[5];
A1L7 = A1L7_p1_out # A1L7_p2_out # A1L7_p3_out;


--A1L8 is data4[0]~137
A1L8_p1_out = datain[7] & B1_dffs[14] & B1_dffs[13] & B1_dffs[15];
A1L8_p2_out = B1_dffs[14] & !B1_dffs[13] & B1_dffs[15] & datain[6];
A1L8_p3_out = !B1_dffs[14] & B1_dffs[13] & B1_dffs[15] & datain[5];
A1L8 = A1L8_p1_out # A1L8_p2_out # A1L8_p3_out;


--A1L9 is data4[0]~141
A1L9_p1_out = datain[7] & B1_dffs[14] & B1_dffs[13] & B1_dffs[15];
A1L9_p2_out = B1_dffs[14] & !B1_dffs[13] & B1_dffs[15] & datain[6];
A1L9_p3_out = !B1_dffs[14] & B1_dffs[13] & B1_dffs[15] & datain[5];
A1L9 = A1L9_p1_out # A1L9_p2_out # A1L9_p3_out;


--~VCC~0 is ~VCC~0
~VCC~0_or_out = GND;
~VCC~0 = !(~VCC~0_or_out);


--~VCC~1 is ~VCC~1
~VCC~1_or_out = GND;
~VCC~1 = !(~VCC~1_or_out);


--~GND~0 is ~GND~0
~GND~0_or_out = GND;
~GND~0 = ~GND~0_or_out;


--~GND~1 is ~GND~1
~GND~1_or_out = GND;
~GND~1 = ~GND~1_or_out;


--clk is clk
--operation mode is input

clk = INPUT();


--rst is rst
--operation mode is input

rst = INPUT();


--datain[0] is datain[0]
--operation mode is input

datain[0] = INPUT();


--datain[1] is datain[1]
--operation mode is input

datain[1] = INPUT();


--datain[2] is datain[2]
--operation mode is input

datain[2] = INPUT();


--datain[3] is datain[3]
--operation mode is input

datain[3] = INPUT();


--datain[4] is datain[4]
--operation mode is input

datain[4] = INPUT();


--datain[5] is datain[5]
--operation mode is input

datain[5] = INPUT();


--datain[6] is datain[6]
--operation mode is input

datain[6] = INPUT();


--datain[7] is datain[7]
--operation mode is input

datain[7] = INPUT();


--dataout[0] is dataout[0]
--operation mode is output

dataout[0] = OUTPUT(~VCC~0);


--dataout[1] is dataout[1]
--operation mode is output

dataout[1] = OUTPUT(~VCC~1);


--dataout[5] is dataout[5]
--operation mode is output

dataout[5] = OUTPUT(~GND~0);


--dataout[6] is dataout[6]
--operation mode is output

dataout[6] = OUTPUT(~GND~1);


--en[0] is en[0]
--operation mode is output

en[0] = OUTPUT(A1L73);


--en[1] is en[1]
--operation mode is output

en[1] = OUTPUT(A1L44);


--en[2] is en[2]
--operation mode is output

en[2] = OUTPUT(A1L34);


--en[3] is en[3]
--operation mode is output

en[3] = OUTPUT(A1L24);


--en[4] is en[4]
--operation mode is output

en[4] = OUTPUT(A1L14);


--en[5] is en[5]
--operation mode is output

en[5] = OUTPUT(A1L04);


--en[6] is en[6]
--operation mode is output

en[6] = OUTPUT(A1L93);


--en[7] is en[7]
--operation mode is output

en[7] = OUTPUT(A1L83);


--dataout[3] is dataout[3]
--operation mode is output

dataout[3] = OUTPUT(A1L2);


--dataout[2] is dataout[2]
--operation mode is output

dataout[2] = OUTPUT(A1L4);


--dataout[4] is dataout[4]
--operation mode is output

dataout[4] = OUTPUT(A1L3);


--dataout[7] is dataout[7]
--operation mode is output

dataout[7] = OUTPUT(A1L5);