⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 test1.rpt

📁 ISA板卡
💻 RPT
📖 第 1 页 / 共 3 页
字号:

-- Node name is 'D0' = '|unbustri8:140|lpm_bustri:lpm_bustri_component|dout0~1~2~2~3' 
-- Equation name is 'D0', type is bidir 
D0       = TRI(_LC128,  _LC083);
_LC128   = LCELL( _EQ001 $  VCC);
  _EQ001 = !_LC113 &  RD/
         # !AEN &  A0 & !A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !_LC113
         # !AEN & !A0 &  A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !_LC123 & !RD/;

-- Node name is 'D1' = '|unbustri8:140|lpm_bustri:lpm_bustri_component|dout1~1~2~2~3' 
-- Equation name is 'D1', type is bidir 
D1       = TRI(_LC118,  _LC083);
_LC118   = LCELL( _EQ002 $  VCC);
  _EQ002 = !_LC125 &  RD/
         # !AEN &  A0 & !A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !_LC125
         # !AEN & !A0 &  A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !_LC117 & !RD/;

-- Node name is 'D2' = '|unbustri8:140|lpm_bustri:lpm_bustri_component|dout2~1~2~2~3' 
-- Equation name is 'D2', type is bidir 
D2       = TRI(_LC115,  _LC083);
_LC115   = LCELL( _EQ003 $  VCC);
  _EQ003 = !_LC122 &  RD/
         # !AEN &  A0 & !A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !_LC122
         # !AEN & !A0 &  A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !_LC116 & !RD/;

-- Node name is 'D3' = '|unbustri8:140|lpm_bustri:lpm_bustri_component|dout3~1~2~2~3' 
-- Equation name is 'D3', type is bidir 
D3       = TRI(_LC112,  _LC083);
_LC112   = LCELL( _EQ004 $  VCC);
  _EQ004 = !_LC072 &  RD/
         # !AEN &  A0 & !A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !_LC072
         # !AEN & !A0 &  A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !_LC135 & !RD/;

-- Node name is 'D4' = '|unbustri8:140|lpm_bustri:lpm_bustri_component|dout4~1~2~2~3' 
-- Equation name is 'D4', type is bidir 
D4       = TRI(_LC110,  _LC083);
_LC110   = LCELL( _EQ005 $  VCC);
  _EQ005 = !_LC147 &  RD/
         # !AEN &  A0 & !A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !_LC147
         # !AEN & !A0 &  A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !_LC151 & !RD/;

-- Node name is 'D5' = '|unbustri8:140|lpm_bustri:lpm_bustri_component|dout5~1~2~2~3' 
-- Equation name is 'D5', type is bidir 
D5       = TRI(_LC107,  _LC083);
_LC107   = LCELL( _EQ006 $  VCC);
  _EQ006 = !_LC143 &  RD/
         # !AEN &  A0 & !A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !_LC143
         # !AEN & !A0 &  A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !_LC150 & !RD/;

-- Node name is 'D6' = '|unbustri8:140|lpm_bustri:lpm_bustri_component|dout6~1~2~2~3' 
-- Equation name is 'D6', type is bidir 
D6       = TRI(_LC104,  _LC083);
_LC104   = LCELL( _EQ007 $  VCC);
  _EQ007 = !_LC074 &  RD/
         # !AEN &  A0 & !A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !_LC074
         # !AEN & !A0 &  A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !_LC065 & !RD/;

-- Node name is 'D7' = '|unbustri8:140|lpm_bustri:lpm_bustri_component|dout7~1~2~2~3' 
-- Equation name is 'D7', type is bidir 
D7       = TRI(_LC102,  _LC083);
_LC102   = LCELL( _EQ008 $  VCC);
  _EQ008 = !_LC137 &  RD/
         # !AEN &  A0 & !A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !_LC137
         # !AEN & !A0 &  A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !_LC146 & !RD/;

-- Node name is '|unbustri8:140|lpm_bustri:lpm_bustri_component|dout0~1~2~2~3~3' 
-- Equation name is '_LC095', type is buried 
-- synthesized logic cell 
!_LC095  = _LC095~NOT;
_LC095~NOT = LCELL( _EQ009 $  GND);
  _EQ009 = !AEN &  A0 & !A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19
         #  RD/;

-- Node name is '|unbustri8:140|lpm_bustri:lpm_bustri_component|dout0~1~2~2~3~4' 
-- Equation name is '_LC083', type is buried 
-- synthesized logic cell 
_LC083   = LCELL( _EQ010 $  VCC);
  _EQ010 =  _LC095 &  _X001;
  _X001  = EXP(!AEN & !A0 &  A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !RD/);

-- Node name is '|1:143|:47' = '|1:143|O0' 
-- Equation name is '_LC113', type is buried 
_LC113   = DFFE( D0 $  GND,  _EQ011,  VCC,  VCC,  VCC);
  _EQ011 = !AEN &  A0 & !A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !WR/;

-- Node name is '|1:143|:48' = '|1:143|O1' 
-- Equation name is '_LC125', type is buried 
_LC125   = DFFE( D1 $  GND,  _EQ012,  VCC,  VCC,  VCC);
  _EQ012 = !AEN &  A0 & !A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !WR/;

-- Node name is '|1:143|:49' = '|1:143|O2' 
-- Equation name is '_LC122', type is buried 
_LC122   = DFFE( D2 $  GND,  _EQ013,  VCC,  VCC,  VCC);
  _EQ013 = !AEN &  A0 & !A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !WR/;

-- Node name is '|1:143|:50' = '|1:143|O3' 
-- Equation name is '_LC072', type is buried 
_LC072   = DFFE( D3 $  GND,  _EQ014,  VCC,  VCC,  VCC);
  _EQ014 = !AEN &  A0 & !A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !WR/;

-- Node name is '|1:143|:51' = '|1:143|O4' 
-- Equation name is '_LC147', type is buried 
_LC147   = DFFE( D4 $  GND,  _EQ015,  VCC,  VCC,  VCC);
  _EQ015 = !AEN &  A0 & !A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !WR/;

-- Node name is '|1:143|:52' = '|1:143|O5' 
-- Equation name is '_LC143', type is buried 
_LC143   = DFFE( D5 $  GND,  _EQ016,  VCC,  VCC,  VCC);
  _EQ016 = !AEN &  A0 & !A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !WR/;

-- Node name is '|1:143|:53' = '|1:143|O6' 
-- Equation name is '_LC074', type is buried 
_LC074   = DFFE( D6 $  GND,  _EQ017,  VCC,  VCC,  VCC);
  _EQ017 = !AEN &  A0 & !A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !WR/;

-- Node name is '|1:143|:54' = '|1:143|O7' 
-- Equation name is '_LC137', type is buried 
_LC137   = DFFE( D7 $  GND,  _EQ018,  VCC,  VCC,  VCC);
  _EQ018 = !AEN &  A0 & !A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !WR/;

-- Node name is '|1:181|:47' = '|1:181|O0' 
-- Equation name is '_LC123', type is buried 
_LC123   = DFFE( D0 $  GND,  _EQ019,  VCC,  VCC,  VCC);
  _EQ019 = !AEN & !A0 &  A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !WR/;

-- Node name is '|1:181|:48' = '|1:181|O1' 
-- Equation name is '_LC117', type is buried 
_LC117   = DFFE( D1 $  GND,  _EQ020,  VCC,  VCC,  VCC);
  _EQ020 = !AEN & !A0 &  A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !WR/;

-- Node name is '|1:181|:49' = '|1:181|O2' 
-- Equation name is '_LC116', type is buried 
_LC116   = DFFE( D2 $  GND,  _EQ021,  VCC,  VCC,  VCC);
  _EQ021 = !AEN & !A0 &  A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !WR/;

-- Node name is '|1:181|:50' = '|1:181|O3' 
-- Equation name is '_LC135', type is buried 
_LC135   = DFFE( D3 $  GND,  _EQ022,  VCC,  VCC,  VCC);
  _EQ022 = !AEN & !A0 &  A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !WR/;

-- Node name is '|1:181|:51' = '|1:181|O4' 
-- Equation name is '_LC151', type is buried 
_LC151   = DFFE( D4 $  GND,  _EQ023,  VCC,  VCC,  VCC);
  _EQ023 = !AEN & !A0 &  A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !WR/;

-- Node name is '|1:181|:52' = '|1:181|O5' 
-- Equation name is '_LC150', type is buried 
_LC150   = DFFE( D5 $  GND,  _EQ024,  VCC,  VCC,  VCC);
  _EQ024 = !AEN & !A0 &  A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !WR/;

-- Node name is '|1:181|:53' = '|1:181|O6' 
-- Equation name is '_LC065', type is buried 
_LC065   = DFFE( D6 $  GND,  _EQ025,  VCC,  VCC,  VCC);
  _EQ025 = !AEN & !A0 &  A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !WR/;

-- Node name is '|1:181|:54' = '|1:181|O7' 
-- Equation name is '_LC146', type is buried 
_LC146   = DFFE( D7 $  GND,  _EQ026,  VCC,  VCC,  VCC);
  _EQ026 = !AEN & !A0 &  A1 & !A2 & !A3 & !A4 & !A5 & !A6 & !A7 &  A8 &  A9 & 
             !A10 & !A11 & !A12 & !A13 & !A14 & !A15 & !A16 & !A17 & !A18 & 
             !A19 & !WR/;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information                         i:\workcpld\tensie\speed\test1.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000S' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:03


Memory Allocated
-----------------

Peak memory allocated during compilation  = 6,358K

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -