dreamtime.rpt
来自「应用MaxplusII平台的数字时钟的VHDL源程序」· RPT 代码 · 共 1,006 行 · 第 1/5 页
RPT
1,006 行
|display:18|
|mat:2|
|mat:2|lpm_add_sub:171|
|mat:2|lpm_add_sub:171|addcore:adder|
|mat:2|lpm_add_sub:171|altshift:result_ext_latency_ffs|
|mat:2|lpm_add_sub:171|altshift:carry_ext_latency_ffs|
|mat:2|lpm_add_sub:171|altshift:oflow_ext_latency_ffs|
|mat:2|lpm_add_sub:195|
|mat:2|lpm_add_sub:195|addcore:adder|
|mat:2|lpm_add_sub:195|altshift:result_ext_latency_ffs|
|mat:2|lpm_add_sub:195|altshift:carry_ext_latency_ffs|
|mat:2|lpm_add_sub:195|altshift:oflow_ext_latency_ffs|
|mat:2|lpm_add_sub:221|
|mat:2|lpm_add_sub:221|addcore:adder|
|mat:2|lpm_add_sub:221|altshift:result_ext_latency_ffs|
|mat:2|lpm_add_sub:221|altshift:carry_ext_latency_ffs|
|mat:2|lpm_add_sub:221|altshift:oflow_ext_latency_ffs|
|mat:2|lpm_add_sub:248|
|mat:2|lpm_add_sub:248|addcore:adder|
|mat:2|lpm_add_sub:248|altshift:result_ext_latency_ffs|
|mat:2|lpm_add_sub:248|altshift:carry_ext_latency_ffs|
|mat:2|lpm_add_sub:248|altshift:oflow_ext_latency_ffs|
|dring:1|
|dring:1|lpm_mult:513|
|dring:1|lpm_mult:513|multcore:mult_core|
|dring:1|lpm_mult:513|multcore:mult_core|csa_add:padder|
|dring:1|lpm_mult:513|altshift:external_latency_ffs|
|dring:1|lpm_add_sub:526|
|dring:1|lpm_add_sub:526|addcore:adder|
|dring:1|lpm_add_sub:526|altshift:result_ext_latency_ffs|
|dring:1|lpm_add_sub:526|altshift:carry_ext_latency_ffs|
|dring:1|lpm_add_sub:526|altshift:oflow_ext_latency_ffs|
|dring:1|lpm_add_sub:1578|
|dring:1|lpm_add_sub:1578|addcore:adder|
|dring:1|lpm_add_sub:1578|altshift:result_ext_latency_ffs|
|dring:1|lpm_add_sub:1578|altshift:carry_ext_latency_ffs|
|dring:1|lpm_add_sub:1578|altshift:oflow_ext_latency_ffs|
|dring:1|lpm_add_sub:1773|
|dring:1|lpm_add_sub:1773|addcore:adder|
|dring:1|lpm_add_sub:1773|altshift:result_ext_latency_ffs|
|dring:1|lpm_add_sub:1773|altshift:carry_ext_latency_ffs|
|dring:1|lpm_add_sub:1773|altshift:oflow_ext_latency_ffs|
|duo:21|
|duo:22|
Device-Specific Information: d:\newclock\dreamtime.rpt
dreamtime
***** Logic for device 'dreamtime' compiled without errors.
Device: EP1K30QC208-3
ACEX 1K Configuration Scheme: Passive Serial
Device Options:
User-Supplied Start-Up Clock = OFF
Auto-Restart Configuration on Frame Error = OFF
Release Clears Before Tri-States = OFF
Enable Chip_Wide Reset = OFF
Enable Chip-Wide Output Enable = OFF
Enable INIT_DONE Output = OFF
JTAG User Code = 7f
MultiVolt I/O = OFF
R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R
E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E
S S S S S S S V S S S S S S S S S S S S S V S S S S S S S S S S S S S S S S S S S S S
E E E E E E E C E E E E E E V E E E E E E E C E E V E E E E E E E E E E E V E E E E E E E E
R R R R R R R C R R R R R R C R R R R R R R C R R C R R R R R R R R R R R C R R R R R R R R
V V V V V V V I V V V V V V C V V V V V G V V I G G G G V V C V V V V V V G V V V V V C V V V V V V V V
E E E E E E E N E E E E E E I E E E E E N E E N N N N N E E I E E E E E E N E E E E E I E E E E E E E E
D D D D D D D T D D D D D D O D D D D D D D D T D D D D D D O D D D D D D D D D D D D O D D D D D D D D
----------------------------------------------------------------------------------------------------------_
/ 208 206 204 202 200 198 196 194 192 190 188 186 184 182 180 178 176 174 172 170 168 166 164 162 160 158 |_
/ 207 205 203 201 199 197 195 193 191 189 187 185 183 181 179 177 175 173 171 169 167 165 163 161 159 157 |
#TCK | 1 156 | ^DATA0
^CONF_DONE | 2 155 | ^DCLK
^nCEO | 3 154 | ^nCE
#TDO | 4 153 | #TDI
VCCIO | 5 152 | VCCINT
GND | 6 151 | GND
RESERVED | 7 150 | RESERVED
RESERVED | 8 149 | RESERVED
RESERVED | 9 148 | RESERVED
RESERVED | 10 147 | RESERVED
RESERVED | 11 146 | VCCIO
RESERVED | 12 145 | GND
RESERVED | 13 144 | RESERVED
RESERVED | 14 143 | RESERVED
RESERVED | 15 142 | RESERVED
RESERVED | 16 141 | RESERVED
RESERVED | 17 140 | RESERVED
RESERVED | 18 139 | RESERVED
RESERVED | 19 138 | VCCIO
GND | 20 137 | GND
VCCINT | 21 136 | RESERVED
VCCIO | 22 135 | RESERVED
GND | 23 134 | RESERVED
RESERVED | 24 133 | RESERVED
RESERVED | 25 132 | RESERVED
RESERVED | 26 131 | RESERVED
RESERVED | 27 EP1K30QC208-3 130 | VCCINT
RESERVED | 28 129 | GND
RESERVED | 29 128 | RESERVED
RESERVED | 30 127 | RESERVED
RESERVED | 31 126 | RESERVED
GND | 32 125 | RESERVED
VCCINT | 33 124 | VCCINT
VCCIO | 34 123 | GND
GND | 35 122 | RESERVED
RESERVED | 36 121 | RESERVED
RESERVED | 37 120 | RESERVED
alarm | 38 119 | RESERVED
reset | 39 118 | VCCIO
RESERVED | 40 117 | GND
whole | 41 116 | RESERVED
VCCIO | 42 115 | RESERVED
GND | 43 114 | RESERVED
RTIN0 | 44 113 | RESERVED
RESERVED | 45 112 | RESERVED
RTIN1 | 46 111 | RESERVED
RTIN2 | 47 110 | VCCIO
VCCINT | 48 109 | GND
GND | 49 108 | ^MSEL0
#TMS | 50 107 | ^MSEL1
#TRST | 51 106 | VCCINT
^nSTATUS | 52 105 | ^nCONFIG
| 54 56 58 60 62 64 66 68 70 72 74 76 78 80 82 84 86 88 90 92 94 96 98 100 102 104 _|
\ 53 55 57 59 61 63 65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97 99 101 103 |
\-----------------------------------------------------------------------------------------------------------
R R R R R R G s s s s s s V s s a a a V S S S G V G G G G G c V e k b b k e V R s R R R R V R R R R R R
E E E E E E N e e e e e e C e e d d d C T T T N C N N N N N l C n e e e e n C E c E E E E C E E E E E E
S S S S S S D c c c c c c C c c d d d C O O O D C D D D D D k C t y g g y t C S l S S S S C S S S S S S
E E E E E E d d d d d d I d d s s s I P P P I I e u e e u e I E k E E E E I E E E E E E
R R R R R R i i i i i i O i i e e e N I I I N O r p n n p r N R R R R R O R R R R R R
V V V V V V s s s s s s s s l l l T N N N T d d m m T V V V V V V V V V V V
E E E E E E 0 1 2 3 4 5 6 7 0 1 2 0 1 2 m a a E E E E E E E E E E E
D D D D D D a t t D D D D D D D D D D D
t
N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.
^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin.
@ = Special-purpose pin.
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration. JTAG pin stability prevents accidental loading of JTAG instructions.
$ = Pin has PCI I/O option enabled. Pin is neither '5.0 V'- nor '3.3 V'-tolerant.
Device-Specific Information: d:\newclock\dreamtime.rpt
dreamtime
** RESOURCE USAGE **
Logic Column Row
Array Interconnect Interconnect Clears/ External
Block Logic Cells Driven Driven Clocks Presets Interconnect
A3 1/ 8( 12%) 1/ 8( 12%) 1/ 8( 12%) 0/2 0/2 2/22( 9%)
A7 8/ 8(100%) 0/ 8( 0%) 3/ 8( 37%) 1/2 1/2 9/22( 40%)
A9 8/ 8(100%) 0/ 8( 0%) 3/ 8( 37%) 1/2 1/2 8/22( 36%)
A13 8/ 8(100%) 1/ 8( 12%) 1/ 8( 12%) 1/2 1/2 18/22( 81%)
A18 8/ 8(100%) 0/ 8( 0%) 5/ 8( 62%) 2/2 1/2 3/22( 13%)
A19 7/ 8( 87%) 1/ 8( 12%) 5/ 8( 62%) 0/2 0/2 5/22( 22%)
A20 8/ 8(100%) 0/ 8( 0%) 6/ 8( 75%) 0/2 0/2 6/22( 27%)
A21 8/ 8(100%) 3/ 8( 37%) 4/ 8( 50%) 0/2 0/2 10/22( 45%)
A22 2/ 8( 25%) 2/ 8( 25%) 0/ 8( 0%) 0/2 0/2 4/22( 18%)
A23 8/ 8(100%) 1/ 8( 12%) 5/ 8( 62%) 1/2 0/2 3/22( 13%)
A24 8/ 8(100%) 1/ 8( 12%) 3/ 8( 37%) 0/2 0/2 11/22( 50%)
A25 8/ 8(100%) 5/ 8( 62%) 1/ 8( 12%) 0/2 0/2 18/22( 81%)
A26 7/ 8( 87%) 1/ 8( 12%) 1/ 8( 12%) 1/2 0/2 19/22( 86%)
A27 6/ 8( 75%) 2/ 8( 25%) 1/ 8( 12%) 0/2 0/2 15/22( 68%)
A28 8/ 8(100%) 1/ 8( 12%) 2/ 8( 25%) 0/2 0/2 18/22( 81%)
A29 7/ 8( 87%) 2/ 8( 25%) 1/ 8( 12%) 0/2 0/2 15/22( 68%)
A30 1/ 8( 12%) 1/ 8( 12%) 0/ 8( 0%) 0/2 0/2 4/22( 18%)
A31 8/ 8(100%) 0/ 8( 0%) 3/ 8( 37%) 0/2 0/2 15/22( 68%)
A33 7/ 8( 87%) 0/ 8( 0%) 4/ 8( 50%) 0/2 0/2 11/22( 50%)
A34 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 1/22( 4%)
A35 8/ 8(100%) 0/ 8( 0%) 7/ 8( 87%) 0/2 0/2 5/22( 22%)
D3 8/ 8(100%) 1/ 8( 12%) 0/ 8( 0%) 0/2 0/2 13/22( 59%)
D11 6/ 8( 75%) 0/ 8( 0%) 3/ 8( 37%) 0/2 0/2 10/22( 45%)
D13 8/ 8(100%) 1/ 8( 12%) 3/ 8( 37%) 0/2 0/2 7/22( 31%)
D17 8/ 8(100%) 0/ 8( 0%) 7/ 8( 87%) 0/2 0/2 8/22( 36%)
E8 8/ 8(100%) 3/ 8( 37%) 0/ 8( 0%) 2/2 2/2 6/22( 27%)
E9 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 1/2 1/2 2/22( 9%)
E11 2/ 8( 25%) 1/ 8( 12%) 0/ 8( 0%) 1/2 1/2 6/22( 27%)
E13 8/ 8(100%) 0/ 8( 0%) 4/ 8( 50%) 2/2 1/2 8/22( 36%)
E14 8/ 8(100%) 2/ 8( 25%) 3/ 8( 37%) 2/2 2/2 11/22( 50%)
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?