full_adder.fit.summary

来自「实现一位加法器的设计」· SUMMARY 代码 · 共 17 行

SUMMARY
17
字号
Fitter Status : Successful - Tue Jun 25 02:46:02 2002
Quartus II Version : 7.2 Build 203 02/05/2008 SP 2 SJ Full Version
Revision Name : full_adder
Top-level Entity Name : full_adder
Family : Cyclone II
Device : EP2C35F672C6
Timing Models : Final
Total logic elements : 2 / 33,216 ( < 1 % )
    Total combinational functions : 2 / 33,216 ( < 1 % )
    Dedicated logic registers : 0 / 33,216 ( 0 % )
Total registers : 0
Total pins : 8 / 475 ( 2 % )
Total virtual pins : 0
Total memory bits : 0 / 483,840 ( 0 % )
Embedded Multiplier 9-bit elements : 0 / 70 ( 0 % )
Total PLLs : 0 / 4 ( 0 % )

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?